Skip to content
View HU-Xu-yang's full-sized avatar
🎯
Focusing
🎯
Focusing

Highlights

  • Pro

Block or report HU-Xu-yang

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
4 stars written in Scala
Clear filter

Open-source high-performance RISC-V processor

Scala 4,961 669 Updated Dec 13, 2024

GPGPU processor supporting RISCV-V extension, developed with Chisel HDL

Scala 649 75 Updated Dec 4, 2024

A Chisel RTL generator for network-on-chip interconnects

Scala 178 27 Updated Nov 19, 2024

An integrated CGRA design framework

Scala 83 13 Updated Nov 11, 2024