Skip to content
View LCLY4EVER's full-sized avatar

Block or report LCLY4EVER

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

Showing results

aquaxis / IPCORE

Verilog 126 65 Updated Apr 24, 2015

WayneGong / Image_Rotate

视频旋转（2019FPGA大赛）

Verilog 29 11 Updated May 5, 2020

Frogwells / fpga_design

这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统

Verilog 82 32 Updated Sep 25, 2017

ATaylorCEngFIET / Hackster

Files used with hackster examples

VHDL 141 75 Updated Aug 3, 2020

nadeenay / SPI

Full SPI Module protocol ( Master ,Slave ,Test benches )

Verilog 1 Updated Aug 12, 2021

Yongxiang-Guo / Verilog_spi_flash

SPI通信实现FLASH读写

Verilog 13 3 Updated Mar 18, 2020