Skip to content
View LiuZhenglei's full-sized avatar

Highlights

  • Pro

Block or report LiuZhenglei

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

Showing results

Daniel-GGB / My-Digital-IC-Library

我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;

Verilog 71 21 Updated Dec 15, 2021

dumpo / digital_IC_design_notes

数字IC设计 学习笔记

122 27 Updated Jan 26, 2022