Popular repositories Loading
-
Spartan-6-FPGA-DSP48A1-Slice
Spartan-6-FPGA-DSP48A1-Slice PublicThis project Implements and tests the DSP48A1 slice in Spartan-3A FPGAs. Features include an 18-bit pre-adder, 18x18 multiplier, 48-bit adder/accumulator, and configurable pipelining. Verilog code …
Verilog
-
SPI_slave_with_single_port_sync_RAM
SPI_slave_with_single_port_sync_RAM PublicThis project implements an SPI (Serial Peripheral Interface) slave module designed to communicate with the master. The slave utilizes a single-port synchronous RAM with an active-low reset, offerin…
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.