-
Notifications
You must be signed in to change notification settings - Fork 669
Issues: OpenXiangShan/XiangShan
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
关于代码细节,这个判定条件是否多余?
question
Question requiring answer
#4029
opened Dec 12, 2024 by
jlong299
5 tasks done
workload problem
problem
Problem requiring help
#4021
opened Dec 10, 2024 by
quanchenliu
3 tasks done
Certain instructions cannot cause exceptions
bug report
Bugs to be confirmed
#4020
opened Dec 10, 2024 by
fly-1011
4 tasks done
Inconsistent values of mip registers
question
Question requiring answer
#4004
opened Dec 9, 2024 by
fly-1011
5 tasks done
The UF flag in the fcsr register is different
answered
question
Question requiring answer
#3954
opened Nov 28, 2024 by
fly-1011
5 tasks done
fadd.h instruction operation results are different
answered
bug report
Bugs to be confirmed
#3952
opened Nov 28, 2024 by
fly-1011
4 tasks done
Sign bit handling error
answered
bug report
Bugs to be confirmed
#3951
opened Nov 28, 2024 by
fly-1011
4 tasks done
workload error; It runs for a long time with no results
problem
Problem requiring help
#3817
opened Oct 30, 2024 by
yaoyuexiaogege
3 tasks done
Package the IP and compile it into a Verilog module
feature request
Feature request to be considered
#3743
opened Oct 15, 2024 by
han-jianing
5 tasks done
dump-wave config: how display structs of sv in vcd wave when use gtkwave
question
Question requiring answer
#3678
opened Sep 29, 2024 by
wyz-icer
5 tasks done
Error occurred while comparing the execution of linux.bin.
problem
Problem requiring help
#3654
opened Sep 26, 2024 by
han-jianing
3 tasks done
How Many LUTs Are Required for the FPGA Minimal System of the Xiangshan Processor to Operate Normally?
question
Question requiring answer
#3638
opened Sep 24, 2024 by
Stars-Collector
5 tasks done
Run sudo -s ./setup-tools.sh C++ compiler has problem
problem
Problem requiring help
#3571
opened Sep 13, 2024 by
han-jianing
3 tasks done
no error when make verilog, but no Top.v generated
problem
Problem requiring help
#3530
opened Sep 10, 2024 by
han-jianing
3 tasks done
GPRs modification
question
Question requiring answer
#3466
opened Sep 2, 2024 by
mlabaf2
5 tasks done
About SDCard module
question
Question requiring answer
#3448
opened Aug 30, 2024 by
changekkk
5 tasks done
How to use Xiangshan tutorial for multi-core testing about spec 2006
problem
Problem requiring help
#3446
opened Aug 29, 2024 by
LOCKEDGATE
3 tasks done
About the clock problem in Xiangshan
problem
Problem requiring help
#3415
opened Aug 22, 2024 by
LOCKEDGATE
3 tasks done
wrong address space
problem
Problem requiring help
#3390
opened Aug 16, 2024 by
mlabaf2
3 tasks done
How to debug Xiangshan on FPGA with OpenOCD?
problem
Problem requiring help
#3388
opened Aug 15, 2024 by
x402
3 tasks done
Is there any official OpenSBI version for booting linux on S2C's Prodigy™ S7-19PD Logic System?
problem
Problem requiring help
#3377
opened Aug 14, 2024 by
stwjt
3 tasks done
Is there any tutorial on how to run XiangShan RISC-V Processor on S2C's vu19p?
question
Question requiring answer
#3368
opened Aug 12, 2024 by
yorange1
5 tasks done
Question about emulation of the CHI version
problem
Problem requiring help
#3365
opened Aug 9, 2024 by
spritelzj
3 tasks done
Previous Next
ProTip!
Follow long discussions with comments:>50.