Skip to content
View Pruthvi-Parate's full-sized avatar
7 followers · 8 following

Highlights

  • Pro

Block or report Pruthvi-Parate

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. IIITB_ASIC IIITB_ASIC Public

  2. VL504_FPGA_Project VL504_FPGA_Project Public

    C

  3. RISCV_Project_IIITB RISCV_Project_IIITB Public

    Verilog