Skip to content
View Rcound's full-sized avatar
0 followers · 3 following

Block or report Rcound

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Multiplier16X16 Multiplier16X16 Public

    Forked from wuzeyou/Multiplier16X16

    Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder

    Verilog

  2. IC-Design-Project IC-Design-Project Public

    Forked from SashankPB/IC-Design-Project

    IC design project of an Operational Amplifier. Schematic and Layout of the analog design. Op-Amp has a gain of 900 V/V. Designed using 5um technology in Cadence Virtuoso

  3. Modeling-of-10-bit-Pipeline-ADC-and-10-bit-DAC Modeling-of-10-bit-Pipeline-ADC-and-10-bit-DAC Public

    Forked from muhammadaldacher/Modeling-of-10-bit-Pipeline-ADC-and-10-bit-DAC

    This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs to construct the 10-bit ADC based on 1-bit per stage pi…

    MATLAB

  4. analog_image_processer analog_image_processer Public

    Forked from sameerlal/analog_image_processer

    final project cadence files

  5. Cadence-Project Cadence-Project Public

    Forked from BorahDebajit/Cadence-Project

    Performance Analysis of Full Adder using CMOS and TGL at supply voltage 1.2V

  6. 16-bit-booth-multiplier 16-bit-booth-multiplier Public

    Forked from vaibhavmustilwar/16-bit-booth-multiplier

    Verilog