Skip to content

Issues: Redcrafter/verilog2factorio

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
0 Open 7 Closed
0 Open 7 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Trying to handle the case when SDFFE has inverted enable
#25 by varkokonyi was closed Feb 2, 2025
Feature Request: Operate on the entire vector of signals in a wire enhancement New feature or request wontfix This will not be worked on
#24 by kotarou3 was closed Mar 24, 2022
1
Compiled blueprint does not have expected behavior bug Something isn't working
#17 by DaleStan was closed May 24, 2021
1
Attempts to Construct Overlong Wires bug Something isn't working invalid This doesn't seem right
#11 by MDFL64 was closed Apr 29, 2021
4
Non-Deterministic Outputs bug Something isn't working
#10 by MDFL64 was closed Apr 27, 2021
2
Opaque error and stacktrace when unable to compile bug Something isn't working
#9 by wordandahalf was closed Apr 27, 2021
6
What have you done?
#8 by mohas was closed Apr 25, 2021
1
ProTip! Follow long discussions with comments:>50.