Skip to content
View Sohrab-J's full-sized avatar

Block or report Sohrab-J

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
3 stars written in Python
Clear filter

cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

Python 1,847 525 Updated Dec 22, 2024

A Python toolbox for building complex digital hardware

Python 1,238 211 Updated Sep 30, 2024

SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!

Python 72 16 Updated Oct 22, 2024