Skip to content

Pull requests: Xilinx/llvm-aie

New pull request New
56 Open 253 Closed
56 Open 253 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[AIE2P][simplify CR] added simplification of control register
#318 opened Jan 29, 2025 by F-Stuckmann Loading…
3
[AIE2P] RegBankSelect G_UNMERGE_VALUES for ACC1024
#317 opened Jan 29, 2025 by andcarminati Loading…
5
[AIE2P] Optimize G_PHI regbankselect for fifo/acc
#314 opened Jan 28, 2025 by andcarminati Loading…
5
[AIE2P] Fix modeling of resource conflicts in the scheduling model
#313 opened Jan 27, 2025 by katerynamuts Loading…
6
[AIE2P] Fix some register class alignments and add missing E and EX spills
#312 opened Jan 25, 2025 by khallouh Loading…
1
Add ZOL to aie2p
#311 opened Jan 24, 2025 by martien-de-jong Loading…
45
[AIE2P] End-to-End support of fifo load intrinsics
#310 opened Jan 24, 2025 by khallouh Loading…
16
[AIEX] AIEClusterBaseAddress: re-order G_PTR_ADD to maximise address chaining
#306 opened Jan 23, 2025 by gbossu • Draft
Improvements in resource conflict detection related to slots
#305 opened Jan 23, 2025 by martien-de-jong • Draft
Stuckmann.multi.slot.pseudos
#304 opened Jan 23, 2025 by F-Stuckmann • Draft
Reclaim size regression for aligning fallthrough-only blocks
#303 opened Jan 23, 2025 by abhinay-anubola • Draft
2
[AIE2P] Combine G_SHUFFLE_VECTOR to G_AIE_EXTRACT_SUBVECTOR
#302 opened Jan 23, 2025 by katerynamuts Loading…
45
[AIE2P] Implemented VLDB.UNPACK combine
#299 opened Jan 22, 2025 by katerynamuts Loading…
33
[AIE2P] Instruction select G_SELECT.
#291 opened Jan 20, 2025 by SagarMaheshwari99 Loading…
21
[AIE2P] Extend AIESubRegConstrainer for FIFO ops
#286 opened Jan 20, 2025 by andcarminati Loading…
39
[AIE2P] Enable legalization of 4x128-bit G_CONCAT_VECTORS
#283 opened Jan 17, 2025 by konstantinschwarz Loading…
4
[AMD] avoid using upstream ci container
#276 opened Jan 17, 2025 by stephenneuendorffer Loading…
[AIE2P] Legalization and instruction selection support for G_FADD/G_FSUB
#274 opened Jan 16, 2025 by katerynamuts • Draft
3
[AIE] Legalize G_AND for <8 x s64> vector.
#262 opened Jan 15, 2025 by SagarMaheshwari99 Loading…
2
Combine vextract and vbroadcast into VEXTBCST
#257 opened Jan 13, 2025 by abhinay-anubola Loading…
3
[AIE] Solve it. Work In Progress adding a solver-based postpipeliner
#255 opened Jan 10, 2025 by martien-de-jong • Draft
[AIE NFC] Postpipeliner cleanups and refactorings
#253 opened Jan 8, 2025 by martien-de-jong Loading…
15
[AIEX] Schedule SWP epilogue with "free" instructions
#247 opened Dec 10, 2024 by andcarminati Loading…
141
Rename GPR Register in innermost loop body
#245 opened Nov 26, 2024 by F-Stuckmann • Draft
27
Add support for bfloat in VInsert PreLegalizerCombiner
#243 opened Nov 21, 2024 by abhinay-anubola Loading…
23
ProTip! Add no:assignee to see everything that’s not assigned.