Skip to content

Commit

Permalink
pwm: mediatek: Improve precision in rate calculation
Browse files Browse the repository at this point in the history
Add a way that turning resolution from in nanosecond into in picosecond
to improve noticeably almost 4.5% precision.

It's necessary to hold the new resolution with type u64 and thus related
operations on u64 are applied instead in those rate calculations.

And the patch has a dependency on [1].

[1] http://lists.infradead.org/pipermail/linux-mediatek/2018-March/012225.html

Cc: [email protected]
Fixes: caf065f ("pwm: Add MediaTek PWM support")
Signed-off-by: Sean Wang <[email protected]>
Signed-off-by: Thierry Reding <[email protected]>
  • Loading branch information
moore-bros authored and thierryreding committed Mar 27, 2018
1 parent f361787 commit 04c0a4e
Showing 1 changed file with 12 additions and 5 deletions.
17 changes: 12 additions & 5 deletions drivers/pwm/pwm-mediatek.c
Original file line number Diff line number Diff line change
Expand Up @@ -135,19 +135,25 @@ static int mtk_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm,
{
struct mtk_pwm_chip *pc = to_mtk_pwm_chip(chip);
struct clk *clk = pc->clks[MTK_CLK_PWM1 + pwm->hwpwm];
u32 resolution, clkdiv = 0, reg_width = PWMDWIDTH,
u32 clkdiv = 0, cnt_period, cnt_duty, reg_width = PWMDWIDTH,
reg_thres = PWMTHRES;
u64 resolution;
int ret;

ret = mtk_pwm_clk_enable(chip, pwm);
if (ret < 0)
return ret;

resolution = NSEC_PER_SEC / clk_get_rate(clk);
/* Using resolution in picosecond gets accuracy higher */
resolution = (u64)NSEC_PER_SEC * 1000;
do_div(resolution, clk_get_rate(clk));

while (period_ns / resolution > 8191) {
cnt_period = DIV_ROUND_CLOSEST_ULL((u64)period_ns * 1000, resolution);
while (cnt_period > 8191) {
resolution *= 2;
clkdiv++;
cnt_period = DIV_ROUND_CLOSEST_ULL((u64)period_ns * 1000,
resolution);
}

if (clkdiv > PWM_CLK_DIV_MAX) {
Expand All @@ -165,9 +171,10 @@ static int mtk_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm,
reg_thres = PWM45THRES_FIXUP;
}

cnt_duty = DIV_ROUND_CLOSEST_ULL((u64)duty_ns * 1000, resolution);
mtk_pwm_writel(pc, pwm->hwpwm, PWMCON, BIT(15) | clkdiv);
mtk_pwm_writel(pc, pwm->hwpwm, reg_width, period_ns / resolution);
mtk_pwm_writel(pc, pwm->hwpwm, reg_thres, duty_ns / resolution);
mtk_pwm_writel(pc, pwm->hwpwm, reg_width, cnt_period);
mtk_pwm_writel(pc, pwm->hwpwm, reg_thres, cnt_duty);

mtk_pwm_clk_disable(chip, pwm);

Expand Down

0 comments on commit 04c0a4e

Please sign in to comment.