Skip to content

Commit

Permalink
MIPS: Cavium: Fix typo
Browse files Browse the repository at this point in the history
  • Loading branch information
Gelma authored and ralfbaechle committed May 28, 2016
1 parent 7a448b5 commit da66f8e
Show file tree
Hide file tree
Showing 4 changed files with 4 additions and 4 deletions.
2 changes: 1 addition & 1 deletion arch/mips/include/asm/octeon/cvmx-cmd-queue.h
Original file line number Diff line number Diff line change
Expand Up @@ -146,7 +146,7 @@ typedef struct {
* This structure contains the global state of all command queues.
* It is stored in a bootmem named block and shared by all
* applications running on Octeon. Tickets are stored in a differnet
* cahce line that queue information to reduce the contention on the
* cache line that queue information to reduce the contention on the
* ll/sc used to get a ticket. If this is not the case, the update
* of queue state causes the ll/sc to fail quite often.
*/
Expand Down
2 changes: 1 addition & 1 deletion arch/mips/include/asm/octeon/cvmx-helper-board.h
Original file line number Diff line number Diff line change
Expand Up @@ -94,7 +94,7 @@ extern int cvmx_helper_board_get_mii_address(int ipd_port);
* @phy_addr: The address of the PHY to program
* @link_flags:
* Flags to control autonegotiation. Bit 0 is autonegotiation
* enable/disable to maintain backware compatibility.
* enable/disable to maintain backward compatibility.
* @link_info: Link speed to program. If the speed is zero and autonegotiation
* is enabled, all possible negotiation speeds are advertised.
*
Expand Down
2 changes: 1 addition & 1 deletion arch/mips/include/asm/octeon/cvmx-ipd.h
Original file line number Diff line number Diff line change
Expand Up @@ -39,7 +39,7 @@

enum cvmx_ipd_mode {
CVMX_IPD_OPC_MODE_STT = 0LL, /* All blocks DRAM, not cached in L2 */
CVMX_IPD_OPC_MODE_STF = 1LL, /* All bloccks into L2 */
CVMX_IPD_OPC_MODE_STF = 1LL, /* All blocks into L2 */
CVMX_IPD_OPC_MODE_STF1_STT = 2LL, /* 1st block L2, rest DRAM */
CVMX_IPD_OPC_MODE_STF2_STT = 3LL /* 1st, 2nd blocks L2, rest DRAM */
};
Expand Down
2 changes: 1 addition & 1 deletion arch/mips/include/asm/octeon/cvmx-pow.h
Original file line number Diff line number Diff line change
Expand Up @@ -2051,7 +2051,7 @@ static inline void cvmx_pow_tag_sw_desched(uint32_t tag,
}

/**
* Descchedules the current work queue entry.
* Deschedules the current work queue entry.
*
* @no_sched: no schedule flag value to be set on the work queue
* entry. If this is set the entry will not be
Expand Down

0 comments on commit da66f8e

Please sign in to comment.