Skip to content
View alaukik1234's full-sized avatar

Block or report alaukik1234

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Orio is an open-source extensible framework for the definition of domain-specific languages and generation of optimized code for multiple architecture targets, including support for empirical autot…

VHDL 36 19 Updated Oct 27, 2021

Simple Example Xilinx FPGA Project using Xula board

C 2 Updated Nov 24, 2019

Digital System Design

C 1 Updated Dec 30, 2014

Mathematical Functions in Verilog

Verilog 90 28 Updated Mar 7, 2021

Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip …

Verilog 639 120 Updated Nov 13, 2024

Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink

C 271 14 Updated Jul 4, 2023