Skip to content
View atifhans's full-sized avatar
1 follower · 13 following

Block or report atifhans

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

2 stars written in Python
Clear filter

VLSIDA / OpenRAM

An open-source static random access memory (SRAM) compiler.

Python 847 205 Updated Nov 14, 2024

alexforencich / verilog-axis

Verilog AXI stream components for FPGA implementation

Python 753 230 Updated Aug 7, 2024