Commits

Branch selector

 master

User selector

vegovin

Datepicker

All time

Commit History

Commits on Mar 9, 2014

• [Sparc] Add support for decoding 'swap' instruction.

  Show description for 08da01c
  vegovin

  committed
  08da01c

Commits on Mar 2, 2014

• [Sparc] Add trap on integer condition codes (Ticc) instructions to Sparc backend.

  Show description for c594f39
  vegovin

  committed
  c594f39

• [Sparc] Add return/rett instruction to Sparc backend.

  Show description for 75bff89
  vegovin

  committed
  75bff89

• [Sparc] Add support for decoding jmpl/retl/ret instruction.

  Show description for c4b0eec
  vegovin

  committed
  c4b0eec

• [Sparc] Add fcmpe* instructions to Sparc backend.

  Show description for 833687b
  vegovin

  committed
  833687b

• [Sparc] Add VIS instructions to sparc backend.

  Show description for cf06410
  vegovin

  committed
  cf06410

• [SparcV9] Adds support for branch on integer register instructions (BPr) and conditional moves on integer register (MOVr/FMOVr).

  Show description for 2871375
  vegovin

  committed
  2871375

• [Sparc] Add support for parsing branches and conditional move instructions with %fcc1-%fcc3 conditional registers.

  Show description for a21b315
  vegovin

  committed
  a21b315

• [Sparc] Make floating point branch instruction formats to accept %fcc0-%fcc1 conditional registers as input.

  Show description for 18fe44c
  vegovin

  committed
  18fe44c

• [Sparc] Add support for parsing fcmp with %fcc registers.

  Show description for afad335
  vegovin

  committed
  afad335

• [Sparc] Add register class for floating point conditional flags (%fcc0 - %fcc3).

  Show description for 2434916
  vegovin

  committed
  2434916

Commits on Mar 1, 2014

• [SparcV9] Add support for parsing branch instructions with prediction.

  Show description for 628886b
  vegovin

  committed
  628886b

• [Sparc] Add support for parsing annulled branch instructions.

  Show description for e4c88dd
  vegovin

  committed
  e4c88dd

• [Sparc] Add support for parsing sparcv9 instructions addc/subc/addccc/subccc.

  Show description for d4dafd1
  vegovin

  committed
  d4dafd1

• [Sparc] Add missing ALU instruction patterns.

  Show description for e1f5cd3
  vegovin

  committed
  e1f5cd3

• [Sparc] Add support to decode unimp instruction.

  Show description for 9314308
  vegovin

  committed
  9314308

• [Sparc] Add support to decode negative simm13 operands in the sparc disassembler.

  Show description for 61f5c0a
  vegovin

  committed
  61f5c0a

• [Sparc] Add support for decoding call instructions in the sparc disassembler.

  Show description for 830156c
  vegovin

  committed
  830156c

• [Sparc] Add support to disassemble sparc memory instructions.

  Show description for 06f2e69
  vegovin

  committed
  06f2e69

• Add support for parsing sun-style section flags in ELFAsmParser.

  Show description for 8669eda
  vegovin

  committed
  8669eda

• [Sparc] Implement writeNopData. Emit actual NOP instruction instead of just filling with zeroes.

  Show description for 5ddaa6d
  vegovin

  committed
  5ddaa6d

• [Sparc] Teach SparcAsmParser to emit correct relocations for PIC code.

  Show description for e0c7e3d
  vegovin

  committed
  e0c7e3d

• [Sparc] 80 column rule. No functionality change.

  Show description for f06322b
  vegovin

  committed
  f06322b

• [Sparc] Add support for parsing directives in SparcAsmParser.

  Show description for 17e9537
  vegovin

  committed
  17e9537

• [Sparc] Emit 'restore' instead of 'restore %g0, %g0, %g0'. This improves the readability of the generated code.

  Show description for c9bf74f
  vegovin

  committed
  c9bf74f

Commits on Feb 19, 2014

• [Sparc] Remove spurious checks from a testcase.

  Show description for 191f882
  vegovin

  committed
  191f882

Commits on Feb 7, 2014

• [Sparc] Add support for parsing synthetic instruction 'mov'.

  Show description for 1826a52
  vegovin

  committed
  1826a52

• [Sparc] Emit correct encoding for atomic instructions. Also, add support for parsing CAS instructions to test the CAS encoding.

  Show description for 464d664
  vegovin

  committed
  464d664

• [Sparc] Emit relocations for Thread Local Storage (TLS) when integrated assembler is used.

  Show description for fabdd66
  vegovin

  committed
  fabdd66

• [Sparc] Emit correct relocations for PIC code when integrated assembler is used.

  Show description for 44ad4d0
  vegovin

  committed
  44ad4d0

• [Sparc] Use SparcMCExpr::VariantKind itself as MachineOperand's target flags.

  Show description for f2f6d44
  vegovin

  committed
  f2f6d44

Commits on Feb 3, 2014

• Add a note about Clang+LLVM on Sparc64.

  Show description for 3e5b78d
  vegovin

  committed
  3e5b78d

Commits on Feb 1, 2014

• [Sparc] Set %o7 as the return address register instead of %i7 in MCRegisterInfo. Also, add CFI instructions to initialize the frame correctly.

  Show description for eb97c04
  vegovin

  committed
  eb97c04

Commits on Jan 31, 2014

• [Sparc] Save and restore float registers that may be used for parameter passing.

  Show description for 9026e07
  vegovin

  committed
  9026e07

Commits on Jan 29, 2014

• [Sparc] Use %r_disp32 for pc_rel entries in FDE as well.

  Show description for 99c3e48
  vegovin

  committed
  99c3e48

Pagination

PreviousNext