Department of Computer Engineering, University of Peradeniya
- 182 followers
- Peradeniya, Sri Lanka
- http://www.ce.pdn.ac.lk/
Pinned Loading
Repositories
- api.ce.pdn.ac.lk Public
API Portal of the Department of Computer Engineering https://api.ce.pdn.ac.lk/
cepdnaclk/api.ce.pdn.ac.lk’s past year of commit activity - cepdnaclk.github.io Public
Github pages website for Department of Computer Engineering, University of Peradeniya. https://cepdnaclk.github.io
cepdnaclk/cepdnaclk.github.io’s past year of commit activity - projects.ce.pdn.ac.lk Public
This is the student project portfolio website of the Department of Computer Engineering, University of Peradeniya. https://projects.ce.pdn.ac.lk
cepdnaclk/projects.ce.pdn.ac.lk’s past year of commit activity - e19-4yp-Quality-Assessment-of-Final-Root-Canal-Treatment-Using-Intra-Oral-Periapical-Radiographs Public
This study addresses dental practice's challenge of evaluating root canal treatment quality. Current evaluation depends on subjective dentist judgment, lacking standardized criteria. here we developing an AI-based method using deep learning to automate and standardize the evaluation process.
cepdnaclk/e19-4yp-Quality-Assessment-of-Final-Root-Canal-Treatment-Using-Intra-Oral-Periapical-Radiographs’s past year of commit activity - e19-3yp-beehive-monitoring-system Public
A beehive monitoring system using high quality camera and some sensors to detect bee absconding.
cepdnaclk/e19-3yp-beehive-monitoring-system’s past year of commit activity - e20-co502-RV32IM_Pipelined_Processor_Group-06 Public
RISC-V pipeline processor: A high-performance, open-source CPU design implementing RISC-V architecture with efficient instruction pipeline execution.
cepdnaclk/e20-co502-RV32IM_Pipelined_Processor_Group-06’s past year of commit activity - e20-co502-RV32IM_Pipelined_Processor_Group-05 Public
The RV32IM pipeline processor project designs a 32-bit RISC-V processor with 5 stages: IF, ID, EX, MEM, WB. It supports RV32I base and M-extension (MUL/DIV), using forwarding, stalling, and branch prediction to manage hazards. Implemented in Verilog, it is simulated, tested with RISC-V tools, and optimized for performance.
cepdnaclk/e20-co502-RV32IM_Pipelined_Processor_Group-05’s past year of commit activity
