cjprince
Follow
-
notepad-plus-plus Public
Forked from notepad-plus-plus/notepad-plus-plusNotepad++ official repository
C++ Other UpdatedNov 19, 2024 -
FPGA-JPEG-LS-encoder Public
Forked from WangXuan95/FPGA-JPEG-LS-encoderAn FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码器，可实现高压缩率的无损/近无损图像压缩。
Verilog GNU General Public License v3.0 UpdatedSep 18, 2024 -
riffa Public
Forked from KastnerRG/riffaThe RIFFA development repository
Verilog Other UpdatedSep 2, 2024 -
UberDDR3 Public
Forked from AngeloJacobo/UberDDR3Opensource DDR3 Controller
Verilog GNU General Public License v3.0 UpdatedAug 16, 2024 -
ThunderScope Public
Forked from EEVengers/ThunderScopeThunderScope GitHub Repo
VHDL MIT License UpdatedAug 12, 2024 -
caffe Public
Forked from BVLC/caffeCaffe: a fast open framework for deep learning.
C++ Other UpdatedJul 31, 2024 -
verilog-pcie Public
Forked from alexforencich/verilog-pcieVerilog PCI express components
Verilog MIT License UpdatedApr 26, 2024 -
High-Frequency-Trading-FPGA-System Public
Forked from muditbhargava66/High-Frequency-Trading-FPGA-SystemThe High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, order matching engine, custom IP core, and risk management modul…
Verilog MIT License UpdatedApr 25, 2024 -
fpga-network-stack Public
Forked from fpgasystems/fpga-network-stackScalable Network Stack for FPGAs (TCP/IP, RoCEv2)
C++ BSD 3-Clause "New" or "Revised" License UpdatedApr 23, 2024 -
BrianHG-DDR3-Controller Public
Forked from BrianHGinc/BrianHG-DDR3-ControllerDDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow video controller with alpha-blended layers. Docs & TBs included.
-
FPGA-MPEG2-encoder Public
Forked from WangXuan95/FPGA-MPEG2-encoderAn FPGA-based high performance MPEG2 encoder for video compression. 基于FPGA的高性能MPEG2视频编码器，可实现视频压缩。
Verilog GNU General Public License v3.0 UpdatedJan 26, 2024 -
FPGA-NFC Public
Forked from WangXuan95/FPGA-NFCBuild an NFC (RFID) card reader using FPGA and a simple circuit rather than RFID-specfic chips. 用FPGA+分立器件电路搭建一个NFC(RFID)读卡器，不需要专门的RFID芯片。
Verilog GNU General Public License v3.0 UpdatedJan 26, 2024 -
verilog-axi Public
Forked from alexforencich/verilog-axiVerilog AXI components for FPGA implementation
Verilog MIT License UpdatedDec 7, 2023 -
spi-to-axi-bridge Public
Forked from airhdl/spi-to-axi-bridgeAn SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.
VHDL Apache License 2.0 UpdatedDec 6, 2023 -
FPGA-DDR-SDRAM Public
Forked from WangXuan95/FPGA-DDR-SDRAMAn FPGA-based AXI4 DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。
Verilog GNU General Public License v3.0 UpdatedSep 15, 2023 -
FPGA-SATA-HBA Public
Forked from WangXuan95/FPGA-SATA-HBAA SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器，用来读写硬盘。
SystemVerilog GNU General Public License v3.0 UpdatedSep 14, 2023 -
Xilinx-FPGA-PCIe-XDMA-Tutorial Public
Forked from WangXuan95/Xilinx-FPGA-PCIe-XDMA-TutorialXilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
Batchfile GNU General Public License v3.0 UpdatedSep 14, 2023 -
dma_ip_drivers Public
Forked from Xilinx/dma_ip_driversXilinx QDMA IP Drivers
C UpdatedApr 28, 2023 -
Chinese-Translation-of-PCI-Express-Technology- Public
Forked from ljgibbslf/Chinese-Translation-of-PCI-Express-Technology-Chinese Translation on <PCI Express Technology Comprehensive Guide to Generations 1.x, 2.x and 3.0> by Mindshare Mindshare
MIT License UpdatedMar 27, 2023 -
-
lfsr-example Public
Forked from airhdl/lfsr-exampleA PN9 sequence checker for the AD9645 analog-to-digital converter
VHDL Apache License 2.0 UpdatedFeb 27, 2023 -
AXI-SDCard-High-Speed-Controller Public
Forked from lizhirui/AXI-SDCard-High-Speed-ControllerA SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
SystemVerilog Apache License 2.0 UpdatedAug 29, 2022 -
-
mipi_csi_receiver_FPGA Public
Forked from circuitvalley/mipi_csi_receiver_FPGAMIPI CSI-2 Camera Sensor Receiver verilog HDL implementation For any generic FPGA. Tested with IMX219 on Lattice MachXO3LF. 2Gbps UVC Video Stream Over USB 3.0 with Cypress FX3. This is now Legacy …
C UpdatedJul 29, 2022 -
AXI_spec_chinese Public
Forked from lizhirui/AXI_spec_chineseAXI协议规范中文翻译版
GNU General Public License v3.0 UpdatedJul 5, 2022 -
metalfs Public
Forked from osmhpi/metalfsNear-storage compute aware file system and FPGA operator pipelines.
C++ MIT License UpdatedMar 3, 2022 -
core_ddr3_controller Public
Forked from ultraembedded/core_ddr3_controllerA DDR3 memory controller in Verilog for various FPGAs
Verilog UpdatedOct 10, 2021 -
riscv Public
Forked from ultraembedded/riscvRISC-V CPU Core (RV32IM)
Verilog BSD 3-Clause "New" or "Revised" License UpdatedSep 18, 2021 -
Limago Public
Forked from hpcn-uam/LimagoLimago: an FPGA-based Open-source 100 GbE TCP/IP Stack
Tcl BSD 3-Clause "New" or "Revised" License UpdatedSep 11, 2021 -
FPGAmp Public
Forked from ultraembedded/FPGAmp720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)
C Apache License 2.0 UpdatedNov 21, 2020