Skip to content

Commit

Permalink
boards: 96b_carbon_nrf51: adapt to the board configuration guidelines
Browse files Browse the repository at this point in the history
As per default board configuration guidelines, this commit updates
96Boards Carbon nRF51 board.

Following changes are done:

- Enable I2C0 in board dts
- Update board yaml
- Remove config option to select board
- Update documentation for SPI

Signed-off-by: Manivannan Sadhasivam <[email protected]>
  • Loading branch information
Mani-Sadhasivam authored and nashif committed Oct 8, 2018
1 parent 82cddbb commit 154b68d
Show file tree
Hide file tree
Showing 4 changed files with 18 additions and 1 deletion.
6 changes: 6 additions & 0 deletions boards/arm/96b_carbon_nrf51/96b_carbon_nrf51.dts
Original file line number Diff line number Diff line change
Expand Up @@ -27,6 +27,12 @@
status ="ok";
};

&i2c0 {
status = "ok";
sda-pin = <28>;
scl-pin = <2>;
};

&uart0 {
current-speed = <115200>;
status = "ok";
Expand Down
1 change: 1 addition & 0 deletions boards/arm/96b_carbon_nrf51/96b_carbon_nrf51.yaml
Original file line number Diff line number Diff line change
Expand Up @@ -9,3 +9,4 @@ toolchain:
- gnuarmemb
supported:
- ble
- spi
1 change: 0 additions & 1 deletion boards/arm/96b_carbon_nrf51/96b_carbon_nrf51_defconfig
Original file line number Diff line number Diff line change
Expand Up @@ -2,7 +2,6 @@ CONFIG_ARM=y
CONFIG_SOC_FAMILY_NRF=y
CONFIG_SOC_SERIES_NRF51X=y
CONFIG_SOC_NRF51822_QFAC=y
CONFIG_BOARD_96B_CARBON_NRF51=y

# enable uart driver
CONFIG_SERIAL=y
Expand Down
11 changes: 11 additions & 0 deletions boards/arm/96b_carbon_nrf51/doc/96b_carbon_nrf51.rst
Original file line number Diff line number Diff line change
Expand Up @@ -56,6 +56,17 @@ The default configuration can be found in the defconfig file:
Connections and IOs
===================

SPI
---

96Boards Carbon nRF51 has one SPI, which for providing Bluetooth
communication. The default SPI mapping for Zephyr is:

- SPI1_NSS : P0.25
- SPI1_SCK : P0.07
- SPI1_MISO : P0.30
- SPI1_MOSI : P0.00

The SWD debug pins are broken out to an external header; all other
connected pins are to the main STM32F401RET chip.

Expand Down

0 comments on commit 154b68d

Please sign in to comment.