Skip to content
View davekeeshan's full-sized avatar

Block or report davekeeshan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Open-source high-performance RISC-V processor

Scala 5,586 701 Updated Jan 5, 2025

Convert ebooks to audiobooks with chapters and metadata using dynamic AI models and voice cloning. Supports 1,107+ languages!

Python 5,022 324 Updated Jan 4, 2025

A Fast, Low-Overhead On-chip Network

SystemVerilog 153 23 Updated Dec 20, 2024

Claude Engineer is an interactive command-line interface (CLI) that leverages the power of Anthropic's Claude-3.5-Sonnet model to assist with software development tasks.This framework enables Claud…

Python 10,571 1,114 Updated Dec 12, 2024

BaseJump STL: A Standard Template Library for SystemVerilog

SystemVerilog 536 99 Updated Jan 4, 2025

Open Logic FPGA Standard Library

VHDL 390 33 Updated Jan 1, 2025

Jtag to AXI lite/AXI stream IP for Xilinx

Verilog 8 5 Updated Aug 2, 2019

Extension to the built-in ast module. Finds comments in source code and adds them to the parsed tree.

Python 34 10 Updated May 12, 2024