Skip to content

Commit

Permalink
[SystemZ] Check for presence of vector support in SystemZISelLowering
Browse files Browse the repository at this point in the history
A test case was found with llvm-stress that caused DAGCombiner to crash
when compiling for an older subtarget without vector support.

SystemZTargetLowering::combineTruncateExtract() should do nothing for older
subtargets.

This check was placed in canTreatAsByteVector(), which also helps in a few
other places.

Review: Ulrich Weigand

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@299763 91177308-0d34-0410-b5e6-96231b3b80d8
  • Loading branch information
JonPsson committed Apr 7, 2017
1 parent 311a698 commit c833eb7
Show file tree
Hide file tree
Showing 3 changed files with 24 additions and 2 deletions.
7 changes: 5 additions & 2 deletions lib/Target/SystemZ/SystemZISelLowering.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -4736,8 +4736,11 @@ const char *SystemZTargetLowering::getTargetNodeName(unsigned Opcode) const {
}

// Return true if VT is a vector whose elements are a whole number of bytes
// in width.
static bool canTreatAsByteVector(EVT VT) {
// in width. Also check for presence of vector support.
bool SystemZTargetLowering::canTreatAsByteVector(EVT VT) const {
if (!Subtarget.hasVector())
return false;

return VT.isVector() && VT.getScalarSizeInBits() % 8 == 0 && VT.isSimple();
}

Expand Down
1 change: 1 addition & 0 deletions lib/Target/SystemZ/SystemZISelLowering.h
Original file line number Diff line number Diff line change
Expand Up @@ -537,6 +537,7 @@ class SystemZTargetLowering : public TargetLowering {
unsigned UnpackHigh) const;
SDValue lowerShift(SDValue Op, SelectionDAG &DAG, unsigned ByScalar) const;

bool canTreatAsByteVector(EVT VT) const;
SDValue combineExtract(const SDLoc &DL, EVT ElemVT, EVT VecVT, SDValue OrigOp,
unsigned Index, DAGCombinerInfo &DCI,
bool Force) const;
Expand Down
18 changes: 18 additions & 0 deletions test/CodeGen/SystemZ/DAGCombine_trunc_extract.ll
Original file line number Diff line number Diff line change
@@ -0,0 +1,18 @@
; RUN: llc -mtriple=s390x-linux-gnu -mcpu=zEC12 < %s | FileCheck %s
;
; Check that DAGCombiner doesn't crash in SystemZ combineTruncateExtract()
; when handling EXTRACT_VECTOR_ELT without vector support.

define void @autogen_SD21598(<2 x i8> %Arg) {
; CHECK: stc %r3, 0(%r1)
; CHECK: j .LBB0_1

entry:
br label %loop

loop: ; preds = %CF249, %CF247
%Shuff = shufflevector <2 x i8> undef, <2 x i8> %Arg, <2 x i32> <i32 3, i32 1>
%E = extractelement <2 x i8> %Shuff, i32 0
store i8 %E, i8* undef
br label %loop
}

0 comments on commit c833eb7

Please sign in to comment.