Skip to content
View firstadream's full-sized avatar

Block or report firstadream

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Deepin Wine for Ubuntu/Debian

C 5,974 866 Updated Sep 1, 2022

The perfect emulation setup to study and develop the Linux kernel v5.4.3, kernel modules, QEMU, gem5 and x86_64, ARMv7 and ARMv8 userland and baremetal assembly, ANSI C, C++ and POSIX. GDB step deb…

Python 4,262 612 Updated Sep 24, 2024

A collection of gdb tips. 100 maybe just mean many here.

Go 3,115 714 Updated Oct 30, 2023

A little bit about a linux kernel

Python 30,359 3,383 Updated Nov 23, 2024

Linux内核与设备驱动程序学习笔记

C 2,656 883 Updated Jan 25, 2025

Legacy mirror of Darwin Kernel. Replaced by https://github.com/apple-oss-distributions/xnu

C 11,080 1,661 Updated Jan 13, 2023

Linux 内核揭秘

Python 7,261 1,199 Updated Dec 19, 2024

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

SystemVerilog 899 284 Updated Nov 15, 2024

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 3,300 782 Updated Jun 27, 2024

Open Source Software for Developing on the Freedom E Platform - Deprecated

C 584 211 Updated Jul 1, 2024

GNU toolchain for RISC-V, including GCC

C 3,746 1,213 Updated Jan 20, 2025

An open-source microcontroller system based on RISC-V

C 929 307 Updated Feb 6, 2024

Overview page for the RISC-V debug task group

9 6 Updated Mar 23, 2017

A port of FreeRTOS for the RISC-V ISA

C 75 42 Updated Apr 22, 2019

Rocket Chip Generator

Scala 3,357 1,151 Updated Feb 19, 2025