Skip to content
View greenblat's full-sized avatar
💭
writing python and verilog.
💭
writing python and verilog.
26 followers · 2 following
  • myself.
  • Israel

Achievements

Achievement: StarstruckAchievement: Arctic Code Vault Contributor

Achievements

Achievement: StarstruckAchievement: Arctic Code Vault Contributor

Block or report greenblat

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

  • vlsistuff Public

    ideas and eda software for vlsi design

    Python 49 13 MIT License Updated Mar 7, 2025

  • vlsimentor Public

    mentoring attempt at VLSI / Verilog / RTL / Fpga stuffs.

    PostScript 5 MIT License Updated Feb 4, 2025

  • vhdl2v Public

    vhdl translator to verilog

    Python 1 Updated Apr 5, 2022

  • sv2v Public

    system verilog translate to plain old good verilog

    Python Updated Nov 14, 2018