h-m-umar
Follow
-
ibex Public
Forked from lowRISC/ibexIbex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
SystemVerilog Apache License 2.0 UpdatedJun 21, 2024 -
cva6 Public
Forked from openhwgroup/cva6The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Assembly Other UpdatedMar 18, 2024 -
hw-cbmc Public
Forked from diffblue/hw-cbmcThe HW-CBMC and EBMC Model Checkers for Verilog
C++ Other UpdatedMar 18, 2024 -
riscv-iommu Public
Forked from zero-day-labs/riscv-iommuIOMMU IP compliant with the RISC-V IOMMU Specification v1.0
SystemVerilog Apache License 2.0 UpdatedMar 14, 2024 -
common_cells Public
Forked from pulp-platform/common_cellsCommon SystemVerilog components
SystemVerilog Other UpdatedDec 14, 2023 -
axi Public
Forked from pulp-platform/axiAXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
SystemVerilog Other UpdatedDec 13, 2023 -
AwesomeRISC-VResources Public
Forked from suryakantamangaraj/AwesomeRISC-VResourcesIt contains a curated list of awesome RISC-V Resources.
Creative Commons Zero v1.0 Universal UpdatedDec 22, 2020