Skip to content
View hosionn's full-sized avatar

Highlights

  • Pro

Block or report hosionn

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

SystemVerilog 1,004 431 Updated Jul 19, 2024

A Fast, Low-Overhead On-chip Network

SystemVerilog 156 26 Updated Jan 29, 2025

RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications

SystemVerilog 157 35 Updated Nov 18, 2024

Network on Chip Implementation written in SytemVerilog

SystemVerilog 165 45 Updated Aug 27, 2022