Skip to content
View iammituraj's full-sized avatar
💭
A nomad spreading knowledge
💭
A nomad spreading knowledge
71 followers · 6 following

Achievements

Achievement: Starstruck

Achievements

Achievement: Starstruck

Block or report iammituraj

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
iammituraj/README.md

👋 Hi, I’m Mitu Raj from India.

👔 Founder & CEO at Chipmunk Logic™ - https://chipmunklogic.com

👀 I’m into RTL Design, Embedded Software Development, GUI/CLI Software Development for OS, Scripts, Math, Physics and much more.

🎓 I believe knowledge is all about sharing, and learning is permanent.

📫 Feel free to reach me - [email protected] or [email protected]

Pinned Loading

  1. pequeno_riscv pequeno_riscv Public

    Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.

    SystemVerilog 56 5

  2. pqr5asm pqr5asm Public

    PQR5ASM is a RISC-V Assembler compliant with RV32I

    Python 14 2

  3. apb apb Public

    APB master and slave developed in RTL.

    SystemVerilog 10 1

  4. debouncer debouncer Public

    Debouncer circuit in Verilog to filter glitches/bounces inherent in switches.

    SystemVerilog 6 2

  5. FIFOs FIFOs Public

    Register-based and RAM-based FIFOs designed in Verilog/System Verilog.

    SystemVerilog 15 7

  6. skid_buffer skid_buffer Public

    Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.

    SystemVerilog 14 6