Skip to content
View ilovefpga's full-sized avatar

Block or report ilovefpga

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
43 results for source starred repositories
Clear filter

Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核

Batchfile 542 109 Updated Sep 14, 2023

cocotb: Python-based chip (RTL) verification

Python 1,911 535 Updated Mar 11, 2025

animate an SVG with a VCD file

Python 12 2 Updated Aug 3, 2022

《数据结构》算法模拟动画

Python 29 10 Updated Nov 9, 2022

机器学习、深度学习、自然语言处理等人工智能基础知识总结。

Python 529 84 Updated Feb 23, 2021

🎨 ML Visuals contains figures and templates which you can reuse and customize to improve your scientific writing.

14,384 1,431 Updated Feb 13, 2023

VSCode插件:自动生成,自动更新VSCode文件头部注释, 自动生成函数注释并支持提取函数参数,支持所有主流语言,文档齐全,使用简单,配置灵活方便,持续维护多年。

JavaScript 5,780 280 Updated Apr 19, 2023

🌊 Digital timing diagram rendering engine

JavaScript 3,093 377 Updated Jan 29, 2025

Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)

C++ 796 281 Updated Mar 10, 2025

分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。

511 58 Updated Apr 21, 2023

Open Source 4k CSI-2 Rx core for Xilinx FPGAs

VHDL 392 106 Updated Nov 14, 2018

提取微信聊天记录,将其导出成HTML、Word、Excel文档永久保存,对聊天记录进行分析生成年度聊天报告,用聊天数据训练专属于个人的AI聊天助手

Python 37,972 3,913 Updated Mar 11, 2025

Image Signal Processing (ISP) Guide. Learn all about the process of converting an image/video into digital form by performing tasks like noise reduction, filtering, auto exposure, autofocus, HDR co…

Python 456 90 Updated Jan 4, 2024

An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB 1.1 (full-sp…

Verilog 705 117 Updated Dec 6, 2024

《机器学习》(西瓜书)公式详解

24,533 4,776 Updated Feb 18, 2025

《Hello 算法》:动画图解、一键运行的数据结构与算法教程。支持 Python, Java, C++, C, C#, JS, Go, Swift, Rust, Ruby, Kotlin, TS, Dart 代码。简体版和繁体版同步更新,English version ongoing

Java 109,997 13,690 Updated Mar 11, 2025

Event-based Vision Resources. Community effort to collect knowledge on event-based vision technology (papers, workshops, datasets, code, videos, etc)

3,048 676 Updated Mar 10, 2025

MIPI CSI-2 Camera Sensor Receiver verilog HDL implementation For any generic FPGA. Tested with IMX219 on Lattice MachXO3LF. 2Gbps UVC Video Stream Over USB 3.0 with Cypress FX3. This is now Legacy …

C 411 125 Updated Jul 29, 2022

Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source.

Verilog 946 181 Updated Oct 22, 2023

MIPI CSI-2 + MIPI CCS Demo

Verilog 69 22 Updated May 27, 2021

👔 A collection of cv and resume templates written in LaTeX. Leave an issue if your language is not supported!

TeX 2,967 620 Updated Feb 8, 2025

XeLaTeX中文简历

TeX 118 31 Updated Jun 11, 2018

🚛 Awesome CAN bus tools, hardware and resources for Cyber Security Researchers, Reverse Engineers, and Automotive Electronics Enthusiasts.

2,426 297 Updated Sep 23, 2024

This is a mirror repository for official CTU CAN FD repository:

VHDL 27 9 Updated Jan 19, 2025

A FPGA friendly 32 bit RISC-V CPU implementation

Assembly 2,691 432 Updated Feb 14, 2025

An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。

Verilog 250 71 Updated Sep 15, 2023

电阻凑算

Python 9 2 Updated Jul 25, 2023

我设计的一个HDMI转MIPI模块,可以用于驱动各种手机屏幕当显示器用。

C 5,901 878 Updated Sep 10, 2023

Learning FPGA, yosys, nextpnr, and RISC-V

C++ 2,706 253 Updated Feb 25, 2025

买房前最好看一下

8 2 Updated May 21, 2017
Next