Skip to content
View ironsteel's full-sized avatar

Organizations

@Hackafe @ttn-plovdiv

Block or report ironsteel

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

This repository contains high-resolution photos documenting the restoration of a 1979 Apple ][+, with serial number A2S2-522915.

2 Updated Feb 21, 2025

Xilinx Unisim Library in Verilog

Verilog 75 22 Updated Jul 22, 2020

This repository contains high-resolution photos documenting the restoration of a 1977 original Apple ][, with serial number A2S1-28243.

2 Updated Feb 21, 2025

SLogic_Combo8

C 3 Updated Feb 6, 2025

An FPGA reverse engineering and documentation project

Rust 1 Updated Feb 23, 2025

Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (https://bazel.build)

Starlark 127 48 Updated Feb 20, 2025

Fast realtime softare rendering library for C++14 using SSE/AVX/NEON. 2D, 3D and isometric rendering with minimal system dependencies.

C++ 90 6 Updated Feb 23, 2025

End-to-end synthesis and P&R toolchain

Rust 72 4 Updated Feb 21, 2025

A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.

SystemVerilog 88 4 Updated Sep 4, 2024

SW and HW accelerated GPU driver for Windows 9x Virtual Machines

C 773 22 Updated Nov 19, 2024

Easily manage your IoT device fleet with Edgehog at once. Get information on device status, deploy updates, geolocate your devices and much more!

Elixir 38 22 Updated Feb 13, 2025

Build a SDR SW/MW/LW Receiver with a Raspberry Pi Pico

C 322 43 Updated Jan 11, 2025

Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the Host side! Our project roots for Root Complex in 4 ways: 1) …

4 Updated Feb 13, 2025

Project Peppercorn - GateMate FPGA Bitstream Documentation

C++ 16 2 Updated Feb 20, 2025

FFMPEG Assembly Language Lessons

2,350 64 Updated Jan 27, 2025

Public repository for Litefury & Nitefury

SystemVerilog 281 72 Updated Jun 21, 2024

10-stage out-of-order RV64IMAFDC CPU

Python 8 Updated Feb 23, 2025

One stop solution for all Vulkan samples

C++ 4,531 682 Updated Jan 27, 2025

C++ ABI implementation providing low-level support for a standard C++ library (typically libc++)

C++ 41 36 Updated Oct 30, 2024

Reverse engineered wifi driver for the ESP32

C 658 30 Updated Jan 14, 2025

Diagnostic for single logic boards - GE-120 Wing C

C 4 1 Updated Jan 31, 2025

Verilog library for ASIC and FPGA designers

Verilog 1,248 289 Updated May 8, 2024

Modern Generic SVGA driver for Windows 3.1

Assembly 348 6 Updated Feb 19, 2025

Tool used to create the official Raspberry Pi OS images

Shell 2,736 1,692 Updated Jan 22, 2025

Build android apps without any java, entirely in C and Make

C 3,891 244 Updated Jan 5, 2025

FPGA Logic Analyzer and GUI

Verilog 3 Updated Apr 13, 2022

A powerful, hackable FPGA-based audio multitool for Eurorack.

Python 73 5 Updated Feb 23, 2025

Final Project written in Lucid (verilog) for the Mojo FPGA development board. Reads pixels from HDMI and sends pixel data to 22,000 APA102 LEDs over SPI.

Verilog 37 7 Updated May 25, 2020

Reference materials for the Demystifying Common Microcontroller Debug Protocols at 38c3

CSS 3 Updated Dec 28, 2024

👻 Ghostty is a fast, feature-rich, and cross-platform terminal emulator that uses platform-native UI and GPU acceleration.

Zig 27,270 689 Updated Feb 23, 2025
Next