Skip to content

Commit

Permalink
fix a couple of typos
Browse files Browse the repository at this point in the history
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@171508 91177308-0d34-0410-b5e6-96231b3b80d8
  • Loading branch information
eliben committed Jan 4, 2013
1 parent da704cc commit 7c88270
Showing 1 changed file with 2 additions and 2 deletions.
4 changes: 2 additions & 2 deletions docs/TableGenFundamentals.rst
Original file line number Diff line number Diff line change
Expand Up @@ -121,11 +121,11 @@ this (at the time of this writing):
...
This definition corresponds to the 32-bit register-register ``add`` instruction
of the the x86 architecture. ``def ADD32rr`` defines a record named
of the x86 architecture. ``def ADD32rr`` defines a record named
``ADD32rr``, and the comment at the end of the line indicates the superclasses
of the definition. The body of the record contains all of the data that
TableGen assembled for the record, indicating that the instruction is part of
the "X86" namespace, the pattern indicating how the the instruction should be
the "X86" namespace, the pattern indicating how the instruction should be
emitted into the assembly file, that it is a two-address instruction, has a
particular encoding, etc. The contents and semantics of the information in the
record are specific to the needs of the X86 backend, and are only shown as an
Expand Down

0 comments on commit 7c88270

Please sign in to comment.