jreeve-nl
Follow
Stars
Verilog to Routing -- Open Source CAD Flow for FPGA Research
micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop
Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outputs a compiled layout file. The default output format is JSO…
Book repository "Analysis and Design of Elementary MOS Amplifier Stages"
EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)
Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
Small scripts and examples to make interacting with the PlutoSDR easier
A cross platform library for interfacing with local and remote Linux IIO devices
Project for modernizing Emacs' Package Menu. With package ratings, usage statistics, customizability, and more.
Opulent Voice Modulator and Demodulator in C++ (GPL)
GNU Radio – the Free and Open Software Radio Ecosystem
PyBOMBS (Python Build Overlay Managed Bundle System) is the GNU Radio install management system for resolving dependencies and pulling in out-of-tree projects.
Parametric layout generator for digital, analog and mixed-signal integrated circuits
FasterCap is a powerful three- and two-dimensional capactiance extraction program.
FastHenry is the premium inductance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastHenry extracts the inductances and resistances of any arbitrary…
The LoRaMesher library implements a distance-vector routing protocol for communicating messages among LoRa nodes.
Universal wireless communication library for embedded devices
130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design
A tiny Python package to parse spice raw data files.
Generic Process Design Kit for Gdsfactory
Verilator open-source SystemVerilog simulator and lint system