kiranreddi
Follow
-
-
river_core Public
Forked from incoresemi/river_coreRiVer Core is an open source Python based RISC-V Core Verification framework.
Python BSD 3-Clause "New" or "Revised" License UpdatedJun 2, 2021 -
AXI Public
Forked from kumarrishav14/AXIVIP for AXI Protocol
SystemVerilog MIT License UpdatedJan 20, 2021 -
vunit Public
Forked from VUnit/vunitVUnit is a unit testing framework for VHDL/SystemVerilog
VHDL Other UpdatedNov 16, 2019 -
UVM_Register_bank Public
Forked from allenderalencar/UVM_Register_bankSystemVerilog UpdatedNov 14, 2019 -
Xiaomi Public
Forked from bspranger/Xiaomimy Xiaomi Device Handlers for Smartthings
Groovy Apache License 2.0 UpdatedJul 16, 2019 -
vlsistuff Public
Forked from greenblat/vlsistuffideas and eda software for vlsi design
Python UpdatedMay 14, 2019 -
tvip-axi Public
Forked from taichi-ishitani/tvip-axiAMBA AXI VIP
SystemVerilog Apache License 2.0 UpdatedNov 21, 2018 -
hueMotionSensor Public
Forked from bogdanalexe90/hueMotionSensorHue motion sensor (SmartThings)
Groovy UpdatedOct 15, 2018 -
-
face_recognition Public
Forked from ageitgey/face_recognitionThe world's simplest facial recognition api for Python and the command line
-
-
-
UVM-1 Public
Forked from mayurkubavat/UVM-ExamplesUVM examples and projects
SystemVerilog Apache License 2.0 UpdatedSep 26, 2017 -
uvmprimer Public
Forked from raysalemi/uvmprimerContains the code examples from The UVM Primer Book sorted by chapters.
SystemVerilog UpdatedJun 19, 2017 -
uvm_agents Public
Forked from dovstamler/uvm_agentsUVM agents
SystemVerilog Apache License 2.0 UpdatedMay 26, 2017 -
uvm_apb Public
Forked from smartfoxdata/uvm_apbuvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol
SystemVerilog MIT License UpdatedMay 4, 2017 -
uvm-tutorial-for-candy-lovers Public
Forked from cluelogic/uvm-tutorial-for-candy-loversSource code repo for UVM Tutorial for Candy Lovers
SystemVerilog UpdatedApr 23, 2017 -
-
UVMReference Public
Forked from VerificationExcellence/UVMReferenceReference examples and short projects using UVM Methodology
SystemVerilog UpdatedJan 15, 2016 -
uniquecoverage Public
Forked from tenthousandfailures/uniquecoverageunique coverage classes
SystemVerilog GNU General Public License v2.0 UpdatedSep 22, 2015 -
-
RPi-LPD8806 Public
Forked from longjos/RPi-LPD8806LPD8806 python library for the raspberry pi
Python UpdatedAug 1, 2014 -
uvm-testbench-tutorial-simple-adder Public
Forked from naragece/uvm-testbench-tutorial-simple-adderA basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology
SystemVerilog UpdatedMar 18, 2014 -
uvm_axi Public
Forked from funningboy/uvm_axiuvm AXI BFM(bus functional model)
SystemVerilog UpdatedJun 23, 2013