Skip to content
View klin02's full-sized avatar
  • University of Chinese Academy of Sciences

Organizations

@OpenXiangShan

Block or report klin02

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Spike, a RISC-V ISA Simulator

C 8 14 Updated Jan 23, 2025
Verilog 6 1 Updated Sep 12, 2023

SystemVerilog Direct Programming Interface (DPI) Tutorial

C 45 23 Updated Jan 2, 2021

How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design

506 41 Updated Aug 13, 2024

RISC-V SoC designed by students in UCAS

Scala 1,430 244 Updated Dec 29, 2024

Modern co-simulation framework for RISC-V CPUs

C++ 132 71 Updated Feb 14, 2025

Open-source high-performance RISC-V processor

Scala 6,078 733 Updated Feb 14, 2025