Skip to content

Commit

Permalink
x86, mtrr: replace MTRRcap_MSR with msr-index's MSR_MTRRcap
Browse files Browse the repository at this point in the history
Use standard msr-index.h's MSR declaration and no need to declare again.

[ Impact: cleanup, no object code change ]

Signed-off-by: Jaswinder Singh Rajput <[email protected]>
Signed-off-by: H. Peter Anvin <[email protected]>
  • Loading branch information
jaswinderrajput authored and H. Peter Anvin committed May 15, 2009
1 parent 778deda commit d9bcc01
Show file tree
Hide file tree
Showing 3 changed files with 3 additions and 4 deletions.
4 changes: 2 additions & 2 deletions arch/x86/kernel/cpu/mtrr/generic.c
Original file line number Diff line number Diff line change
Expand Up @@ -306,7 +306,7 @@ void __init get_mtrr_state(void)

vrs = mtrr_state.var_ranges;

rdmsr(MTRRcap_MSR, lo, dummy);
rdmsr(MSR_MTRRcap, lo, dummy);
mtrr_state.have_fixed = (lo >> 8) & 1;

for (i = 0; i < num_var_ranges; i++)
Expand Down Expand Up @@ -703,7 +703,7 @@ int generic_validate_add_page(unsigned long base, unsigned long size, unsigned i
static int generic_have_wrcomb(void)
{
unsigned long config, dummy;
rdmsr(MTRRcap_MSR, config, dummy);
rdmsr(MSR_MTRRcap, config, dummy);
return (config & (1 << 10));
}

Expand Down
2 changes: 1 addition & 1 deletion arch/x86/kernel/cpu/mtrr/main.c
Original file line number Diff line number Diff line change
Expand Up @@ -104,7 +104,7 @@ static void __init set_num_var_ranges(void)
unsigned long config = 0, dummy;

if (use_intel()) {
rdmsr(MTRRcap_MSR, config, dummy);
rdmsr(MSR_MTRRcap, config, dummy);
} else if (is_cpu(AMD))
config = 2;
else if (is_cpu(CYRIX) || is_cpu(CENTAUR))
Expand Down
1 change: 0 additions & 1 deletion arch/x86/kernel/cpu/mtrr/mtrr.h
Original file line number Diff line number Diff line change
Expand Up @@ -5,7 +5,6 @@
#include <linux/types.h>
#include <linux/stddef.h>

#define MTRRcap_MSR 0x0fe
#define MTRRdefType_MSR 0x2ff

#define MTRRfix64K_00000_MSR 0x250
Expand Down

0 comments on commit d9bcc01

Please sign in to comment.