Skip to content
View lavovaLampa's full-sized avatar
😶
Wake me up inside
😶
Wake me up inside
  • Czech Republic

Block or report lavovaLampa

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Simple, working script for VSCode-Toolbox Integration

Shell 11 Updated Mar 1, 2024

Project F brings FPGAs to life with exciting open-source designs you can build on.

SystemVerilog 597 53 Updated Oct 22, 2024

Best practices on how to be efficient with Haskell in production

95 5 Updated Jun 25, 2024
Makefile 45 1 Updated Nov 15, 2022

Algebraic data types for C99

C 1,380 23 Updated Dec 1, 2024

Full-blown preprocessor metaprogramming

C 882 25 Updated Dec 1, 2024

How to create an OS from scratch

C 27,579 3,331 Updated Jul 25, 2024

VHDL-2008 Support Library

VHDL 56 22 Updated Oct 11, 2016

Otázky státních závěrečných zkoušek pro studijní program Otevřená informatika ČVUT FEL

TeX 36 31 Updated May 31, 2018

nextpnr portable FPGA place and route tool

C++ 1,337 245 Updated Dec 21, 2024

A VHDL frontend for Yosys

C++ 102 3 Updated Feb 27, 2017

Modern VSCode VHDL Support

TypeScript 30 12 Updated Apr 10, 2022

A 16-bit microprocessor implemented in Cλash/Haskell

Haskell 8 Updated Nov 2, 2015

Some random notes taken when reading through the Fuchsia source code

597 102 Updated May 9, 2023

Refinement Types for Scripting Languages

Haskell 66 3 Updated Jan 13, 2019

The source code repository for the PlayStation 1 game, SpongeBob SquarePants: SuperSponge

C++ 531 65 Updated Dec 30, 2019

A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.

77 6 Updated Feb 8, 2020

Python with braces. Because python is awesome, but whitespace is awful.

Python 2,211 88 Updated Nov 26, 2020

VHDL 2008/93/87 simulator

VHDL 2,430 370 Updated Dec 19, 2024

A directory of Western Digital’s RISC-V SweRV Cores

SystemVerilog 858 132 Updated Mar 26, 2020

Package manager and build abstraction tool for FPGA/ASIC development

Python 1,222 249 Updated Dec 20, 2024

Modular visual interface for GDB in Python

Python 11,205 785 Updated Aug 13, 2024

A pipelined RISCV implementation in VHDL

VHDL 95 11 Updated Nov 19, 2018

A List of Free and Open Source Hardware Verification Tools and Frameworks

498 48 Updated Sep 8, 2023

Hardware Description Languages

979 97 Updated Aug 18, 2024
Rust 351 65 Updated Dec 15, 2024