Skip to content

Commit

Permalink
[X86] Remove patterns for (vzmovl (insert_subvector undef, (scalar_to…
Browse files Browse the repository at this point in the history
…_vector))) as the (vzmovl VR256) pattern has higher priority. NFC

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@278594 91177308-0d34-0410-b5e6-96231b3b80d8
  • Loading branch information
topperc committed Aug 13, 2016
1 parent 7efbb99 commit 1e8f440
Showing 1 changed file with 0 additions and 11 deletions.
11 changes: 0 additions & 11 deletions lib/Target/X86/X86InstrSSE.td
Original file line number Diff line number Diff line change
Expand Up @@ -7170,17 +7170,6 @@ let Predicates = [UseAVX] in {
(VBLENDPDYrri (v4f64 (AVX_SET0)), VR256:$src, (i8 1))>;
}

def : Pat<(v8f32 (X86vzmovl (insert_subvector undef,
(v4f32 (scalar_to_vector FR32:$src)), (iPTR 0)))),
(SUBREG_TO_REG (i32 0),
(v4f32 (VMOVSSrr (v4f32 (V_SET0)), FR32:$src)),
sub_xmm)>;
def : Pat<(v4f64 (X86vzmovl (insert_subvector undef,
(v2f64 (scalar_to_vector FR64:$src)), (iPTR 0)))),
(SUBREG_TO_REG (i64 0),
(v2f64 (VMOVSDrr (v2f64 (V_SET0)), FR64:$src)),
sub_xmm)>;

// These will incur an FP/int domain crossing penalty, but it may be the only
// way without AVX2. Do not add any complexity because we may be able to match
// more optimal patterns defined earlier in this file.
Expand Down

0 comments on commit 1e8f440

Please sign in to comment.