Skip to content

Tags: lowRISC/riscv-isa-manual

Tags

draft-20181108-fd1917c

Toggle draft-20181108-fd1917c's commit message
Re-version spec to 20181221-Public-Review-draft

draft-20181108-5c6914a

Toggle draft-20181108-5c6914a's commit message
Register YARVI's machid (riscv#260)

draft-20181108-3d6cbec

Toggle draft-20181108-3d6cbec's commit message
Describe the AMOs as "bitwise", not "logical" (riscv#259)

"logical AND" usually means C's "&&" operator, not "&" operator.  Thanks
to Bodhisattva Debnath for pointing out the issue!

20181106-Base-Ratification

Toggle 20181106-Base-Ratification's commit message
spelling

draft-20181107-e2c243a

Toggle draft-20181107-e2c243a's commit message
Version ready for ratification process.

draft-20181107-b9cb914

Toggle draft-20181107-b9cb914's commit message
Update .gitignore

draft-20181107-53097e6

Toggle draft-20181107-53097e6's commit message
Update marchid.md for VectorBlox ORCA (riscv#253)

draft-20181107-00557c3

Toggle draft-20181107-00557c3's commit message
Define new RVC format CA; state that C.AND, etc. use it

This is not a functional change, just an improvement to the description.

Resolves riscv#45

draft-20181107-399c74a

Toggle draft-20181107-399c74a's commit message
spelling

draft-20181107-327be43

Toggle draft-20181107-327be43's commit message
Update marchid.md (riscv#254)