Skip to content
View lyc4081's full-sized avatar

Block or report lyc4081

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
4 results for forked starred repositories
Clear filter

3 modules: UART receiver, UART transmitter, UART to AXI4 master. 3个模块:UART接收器、UART发送器、UART转AXI4交互式调试器

Verilog 1 Updated Jun 7, 2023

模仿稚晖君MonoUI风格的超丝滑菜单,使用0.96寸OLED显示,EC11旋转编码器控制。

C++ 1 Updated May 9, 2023

An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。

SystemVerilog 1 Updated Sep 29, 2022

Verilog program that receives a data input on 32 bits and returns the data output on 32 bits, where the flipped bit is corrected. If there are more than one bit flips, then a signal will be activat…

Verilog 1 Updated Jul 1, 2022