Commits

Breadcrumbs

History for

onmaster

User selector

All users

Datepicker

All time

Commit History

Commits on Sep 5, 2023

• Release v0.39.1

  micprog

  committed
  fccffb5

Commits on Jul 20, 2023

• Release v0.39.0

  thommythomaso

  authored
  6c61c46

Commits on Dec 6, 2022

• Bender.yml: Update common_cells to 1.27.0

  thommythomaso

  committed
  f21b1bf

Commits on Nov 10, 2022

• Add rw_split and rw_join modules

  thommythomaso

  committed
  ded97ff

Commits on Nov 2, 2022

• axi_from_mem: Add axi_lite_from_mem and the axi_from_mem wrapper

  

  Vyae

  authored and

  thommythomaso

  committed
  6bccfd6

Commits on Oct 6, 2022

• axi_bus_compare: Add a module that compares two buses

  thommythomaso

  committed
  96cdede

Commits on Sep 30, 2022

• chan_compare: Non-synthesizable module comparing two AXI channels of the same type

  thommythomaso

  committed
  c13946f

Commits on Sep 28, 2022

• Release v0.38.0

  thommythomaso

  authored
  2f395b1

Commits on Sep 27, 2022

• axi_xp: Update Changelog

  

  micprog

  authored and

  thommythomaso

  committed
  3f7ea9d

• axi_lite_lfsr: Add an AXI4 and AXI4 Lite LFSR

  thommythomaso

  committed
  d96fb65

• Add minimal fuse example to CI

  

  micprog

  authored and

  thommythomaso

  committed
  4904f7e

• Improve XSIM compatibility

  

  micprog

  authored and

  thommythomaso

  committed
  4d3b793

• added separate fusesoc core file for axi test library

  

  skokvermon

  authored and

  thommythomaso

  committed
  5877aad

• added more benchs and sim targets in fusesoc. more fixes for vivado

  

  skokvermon

  authored and

  thommythomaso

  committed
  e22eafb

• add support for vivado xsim

  

  skokvermon

  authored and

  thommythomaso

  committed
  226698b

Commits on Sep 1, 2022

• Release v0.37.0

  thommythomaso

  authored
  9a53b3c

Commits on Aug 30, 2022

• axi_fifo: Add module axi_fifo

  

  huettern

  authored and

  thommythomaso

  committed
  7916209

Commits on Aug 29, 2022

• Add split variant of axi_to_mem for memory interconnects

  micprog

  committed
  9964748

• Add interleaved axi_to_mem

  micprog

  committed
  e5c5a1e

• Add axi_to_mem_banked and test

  micprog

  committed
  fec8d2e

• axi_throttle: Add a module limiting the maximum number of outstanding transfers downstream (pulp-platform#254)

  Show description for 620a493
  thommythomaso

  authored
  620a493

Commits on Aug 24, 2022

• axi_to_mem: Add on chip memory slave module

  micprog

  committed
  609d354

Commits on Jul 7, 2022

• Increment development version towards next patch release

  andreaskurth

  committed
  64ca21e

• Release v0.36.0

  andreaskurth

  committed
  32ce14c

Commits on May 3, 2022

• Increment development version towards next patch release

  andreaskurth

  committed
  f700e1d

• Release v0.35.3

  andreaskurth

  committed
  416d7aa

Commits on Apr 14, 2022

• Increment development version towards next patch release

  andreaskurth

  committed
  b5a6a68

• Release v0.35.2

  andreaskurth

  committed
  e97067d

Commits on Mar 31, 2022

• Increment development version towards next patch release

  andreaskurth

  committed
  42673dc

• Release v0.35.1

  andreaskurth

  committed
  43a1283

Commits on Mar 11, 2022

• Increment development version towards next patch release

  andreaskurth

  committed
  e17b99a

• Release v0.35.0

  andreaskurth

  committed
  5fd1f03

Commits on Mar 9, 2022

• Increment development version towards next patch release

  andreaskurth

  committed
  e8a48f6

• Release v0.34.0

  andreaskurth

  committed
  f654ef8

Commits on Feb 26, 2022

• Increment development version towards next minor release

  andreaskurth

  committed
  37b267b

Pagination

PreviousNext