-
VeeRwolf Public
Forked from chipsalliance/VeeRwolfFuseSoC-based SoC for VeeR EH1 and EL2
Verilog UpdatedAug 24, 2024 -
ibex-demo-system Public
Forked from lowRISC/ibex-demo-systemA demo system for Ibex including debug support and some peripherals
C Apache License 2.0 UpdatedAug 23, 2024 -
hwpe-stream Public
Forked from pulp-platform/hwpe-streamIPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system
SystemVerilog Other UpdatedJul 2, 2024 -
hwpe-ctrl Public
Forked from pulp-platform/hwpe-ctrlIPs for control-plane integration of Hardware Processing Engines (HWPEs) within a PULP system
SystemVerilog Other UpdatedJun 27, 2024 -
picolibc Public
Forked from picolibc/picolibcpicolibc - a C library designed for embedded 32- and 64- bit systems.
C GNU General Public License v2.0 UpdatedJun 23, 2024 -
cv32e40p Public
Forked from openhwgroup/cv32e40pCV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
SystemVerilog Other UpdatedJun 21, 2024 -
cluster_interconnect Public
Forked from pulp-platform/cluster_interconnectSystemVerilog Other UpdatedJun 3, 2024 -
tech_cells_generic Public
Forked from pulp-platform/tech_cells_genericTechnology dependent cells instantiated in the design for generic process (simulation, FPGA)
SystemVerilog Other UpdatedMar 14, 2024 -