Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Feature configure64 #15

Open
wants to merge 16 commits into
base: master
Choose a base branch
from
Open
Next Next commit
initial import of Configure binaries
  • Loading branch information
ytmytm committed May 29, 2021
commit 81ca30fa32e992c723ea5dd2ba250b453f9cfdcc
2 changes: 2 additions & 0 deletions apps/Configure V2.0/.gitignore
Original file line number Diff line number Diff line change
@@ -0,0 +1,2 @@
*.o
*.cvt
Binary file added apps/Configure V2.0/00-direntry.bin
Binary file not shown.
Binary file added apps/Configure V2.0/01-fileheader.bin
Binary file not shown.
Binary file added apps/Configure V2.0/02-chains.bin
Binary file not shown.
Binary file added apps/Configure V2.0/10-chain00-boot.bin
Binary file not shown.
Binary file added apps/Configure V2.0/11-chain01-gui.bin
Binary file not shown.
Binary file added apps/Configure V2.0/12-chain02-drv1541.bin
Binary file not shown.
Binary file added apps/Configure V2.0/13-chain03-drv1571.bin
Binary file not shown.
Binary file added apps/Configure V2.0/14-chain04-drv1581.bin
Binary file not shown.
Binary file added apps/Configure V2.0/15-chain05-drvram.bin
Binary file not shown.
14 changes: 14 additions & 0 deletions apps/Configure V2.0/Configure V2.0.grc
Original file line number Diff line number Diff line change
@@ -0,0 +1,14 @@
HEADER AUTO_EXEC "CONFIGURE" "Configure" "2.0" {
author "Berkeley Softworks"
info "Allows varying disk configurations: 1541, 1571, 1581 & RAM disks supported."
date 88 8 20 13 45
dostype USR
mode any
structure VLIR
}

MEMORY {
stacksize 0x0000
overlaysize 0x9000
overlaynums 0 1 2 3 4 5
}
85 changes: 85 additions & 0 deletions apps/Configure V2.0/Configure V2.0.s
Original file line number Diff line number Diff line change
@@ -0,0 +1,85 @@

.segment "DIRENTRY"

.byte 131
.byte $0c, $11 ; start t&s, ignore
.byte "CONFIGURE"
.res (16 - 9), $a0
.byte $0c, $09 ; header t&s, ignore
.byte 1
.byte 14
.byte 88, 8, 20, 13, 45

.word $4e ; ??? what ???
.byte "PRG formatted GEOS file V1.0"

.segment "FILEINFO"

.import __VLIR0_START__, __STARTUP_RUN__

.byte 3, 21, 63 | $80

; Icon
;.byte $ff,$ff,$ff,$80,$00,$01
.byte %11111111, %11111111, %11111111
.byte %10000000, %00000000, %00000001
.byte $81,$c1,$81,$88,$22,$41,$9c
.byte $c2,$41,$89,$02,$41,$81,$e9,$81,$80,$00,$01,$87,$ff,$f9,$88,$00
.byte $09,$90,$00,$19,$bf,$ff,$f9,$a0,$00,$39,$a7,$ff,$39,$a0,$f8,$39
.byte $a0,$00,$35,$bf,$ff,$e9,$95,$55,$51,$8a,$aa,$a1
;.byte $80,$00,$01,$ff,$ff,$ff
.byte %10000000, %00000000, %00000001
.byte %11111111, %11111111, %11111111

.byte 131, 14, 1
.word __VLIR0_START__, __VLIR0_START__ - 1, __STARTUP_RUN__

.byte "Configure"
.res (12 - 9), $20
.byte "V2.0"
.byte 0, 0, 0
.byte $80

.byte "Berkeley Softworks"
.byte 0
;.res (63 - 19)
.res 21
; ??? junk ???
.byte $e1, $e1, $e1
.byte $ff, $01, $ff, $01, $ff, $01, $ff, $01
.byte $aa, $55, $aa, $55, $aa, $55, $aa, $55
.byte $aa, $55, $aa, $55

.byte "Allows varying disk configurations: 1541, 1571, 1581 & RAM disks supported."
.byte 0
; ??? junk ???
.byte $00, $ff, $00, $ff, $00
.byte $54, $84
.byte $ff, $00, $ff, $00, $ff, $00, $00, $00, $ff, $00, $ff, $00

.segment "RECORDS"

.import __VLIR0_START__, __VLIR0_LAST__, __BSS_SIZE__
.import __VLIR1_START__, __VLIR1_LAST__
.import __VLIR2_START__, __VLIR2_LAST__
.import __VLIR3_START__, __VLIR3_LAST__
.import __VLIR4_START__, __VLIR4_LAST__
.import __VLIR5_START__, __VLIR5_LAST__

.byte .lobyte ((__VLIR0_LAST__ - __VLIR0_START__ - __BSS_SIZE__ - 1) / 254) + 1
.byte .lobyte ((__VLIR0_LAST__ - __VLIR0_START__ - __BSS_SIZE__ - 1) .MOD 254) + 2
.byte .lobyte ((__VLIR1_LAST__ - __VLIR1_START__ - 1) / 254) + 1
.byte .lobyte ((__VLIR1_LAST__ - __VLIR1_START__ - 1) .MOD 254) + 2
.byte .lobyte ((__VLIR2_LAST__ - __VLIR2_START__ - 1) / 254) + 1
.byte .lobyte ((__VLIR2_LAST__ - __VLIR2_START__ - 1) .MOD 254) + 2
.byte .lobyte ((__VLIR3_LAST__ - __VLIR3_START__ - 1) / 254) + 1
.byte .lobyte ((__VLIR3_LAST__ - __VLIR3_START__ - 1) .MOD 254) + 2
.byte .lobyte ((__VLIR4_LAST__ - __VLIR4_START__ - 1) / 254) + 1
.byte .lobyte ((__VLIR4_LAST__ - __VLIR4_START__ - 1) .MOD 254) + 2
.byte .lobyte ((__VLIR5_LAST__ - __VLIR5_START__ - 1) / 254) + 1
.byte .lobyte ((__VLIR5_LAST__ - __VLIR5_START__ - 1) .MOD 254) + 2

.export __STACKSIZE__ : absolute = $0000

.export __OVERLAYSIZE__ : absolute = $9000

7 changes: 7 additions & 0 deletions apps/Configure V2.0/Makefile
Original file line number Diff line number Diff line change
@@ -0,0 +1,7 @@

configure.cvt: *.s geos.cfg
ca65 "Configure V2.0.s"
ca65 boot.s
ca65 binaries.s
ld65 -o configure.cvt -C geos.cfg "Configure V2.0.o" boot.o binaries.o

15 changes: 15 additions & 0 deletions apps/Configure V2.0/binaries.s
Original file line number Diff line number Diff line change
@@ -0,0 +1,15 @@

.segment "OVERLAY1"
.incbin "11-chain01-gui.bin"

.segment "OVERLAY2"
.incbin "12-chain02-drv1541.bin" ; should come from ../../drv/

.segment "OVERLAY3"
.incbin "13-chain03-drv1571.bin" ; should come from ../../drv/

.segment "OVERLAY4"
.incbin "14-chain04-drv1581.bin" ; should come from ../../drv/

.segment "OVERLAY5"
.incbin "15-chain05-drvram.bin" ; should come from ../../drv/
3 changes: 3 additions & 0 deletions apps/Configure V2.0/boot.s
Original file line number Diff line number Diff line change
@@ -0,0 +1,3 @@

.segment "STARTUP"
.incbin "10-chain00-boot.bin"
84 changes: 84 additions & 0 deletions apps/Configure V2.0/geos.cfg
Original file line number Diff line number Diff line change
@@ -0,0 +1,84 @@
FEATURES {
STARTADDRESS: default = $0400;
}
SYMBOLS {
__BACKBUFSIZE__: type = weak, value = $2000;
__HIMEM__: type = weak, value = $8000 - __BACKBUFSIZE__;
__OVERLAYSIZE__: type = weak, value = $0000;
__OVERLAYADDR__: type = weak, value = __HIMEM__ - __OVERLAYSIZE__;
__STACKSIZE__: type = weak, value = $0400; # 1k stack
__STACKADDR__: type = weak, value = __OVERLAYADDR__ - __STACKSIZE__;
}
MEMORY {
CVT: file = %O, start = $0, size = $40000;
ZP: define = yes, start = $58, size = $1A + $06;
VLIR0: define = yes, start = %S, size = __STACKADDR__ - %S;
VLIR1: define = yes, start = __OVERLAYADDR__, size = __OVERLAYSIZE__;
VLIR2: define = yes, start = __OVERLAYADDR__, size = __OVERLAYSIZE__;
VLIR3: define = yes, start = __OVERLAYADDR__, size = __OVERLAYSIZE__;
VLIR4: define = yes, start = __OVERLAYADDR__, size = __OVERLAYSIZE__;
VLIR5: define = yes, start = __OVERLAYADDR__, size = __OVERLAYSIZE__;
VLIR6: define = yes, start = __OVERLAYADDR__, size = __OVERLAYSIZE__;
VLIR7: define = yes, start = __OVERLAYADDR__, size = __OVERLAYSIZE__;
VLIR8: define = yes, start = __OVERLAYADDR__, size = __OVERLAYSIZE__;
VLIR9: define = yes, start = __OVERLAYADDR__, size = __OVERLAYSIZE__;
VLIR10: define = yes, start = __OVERLAYADDR__, size = __OVERLAYSIZE__;
VLIR11: define = yes, start = __OVERLAYADDR__, size = __OVERLAYSIZE__;
VLIR12: define = yes, start = __OVERLAYADDR__, size = __OVERLAYSIZE__;
VLIR13: define = yes, start = __OVERLAYADDR__, size = __OVERLAYSIZE__;
VLIR14: define = yes, start = __OVERLAYADDR__, size = __OVERLAYSIZE__;
VLIR15: define = yes, start = __OVERLAYADDR__, size = __OVERLAYSIZE__;
VLIR16: define = yes, start = __OVERLAYADDR__, size = __OVERLAYSIZE__;
VLIR17: define = yes, start = __OVERLAYADDR__, size = __OVERLAYSIZE__;
VLIR18: define = yes, start = __OVERLAYADDR__, size = __OVERLAYSIZE__;
VLIR19: define = yes, start = __OVERLAYADDR__, size = __OVERLAYSIZE__;
}
SEGMENTS {
ZEROPAGE: type = zp, load = ZP;
EXTZP: type = zp, load = ZP, optional = yes;
DIRENTRY: type = ro, load = CVT, align = $FE;
FILEINFO: type = ro, load = CVT, align = $FE;
RECORDS: type = ro, load = CVT, align = $FE, optional = yes;
STARTUP: type = ro, run = VLIR0, load = CVT, align_load = $FE, define = yes;
LOWCODE: type = ro, run = VLIR0, load = CVT, optional = yes;
ONCE: type = ro, run = VLIR0, load = CVT, optional = yes;
CODE: type = ro, run = VLIR0, load = CVT;
RODATA: type = ro, run = VLIR0, load = CVT;
DATA: type = rw, run = VLIR0, load = CVT;
INIT: type = bss, load = VLIR0, optional = yes;
BSS: type = bss, load = VLIR0, define = yes;
OVERLAY1: type = ro, run = VLIR1, load = CVT, align_load = $FE, optional = yes;
OVERLAY2: type = ro, run = VLIR2, load = CVT, align_load = $FE, optional = yes;
OVERLAY3: type = ro, run = VLIR3, load = CVT, align_load = $FE, optional = yes;
OVERLAY4: type = ro, run = VLIR4, load = CVT, align_load = $FE, optional = yes;
OVERLAY5: type = ro, run = VLIR5, load = CVT, align_load = $FE, optional = yes;
OVERLAY6: type = ro, run = VLIR6, load = CVT, align_load = $FE, optional = yes;
OVERLAY7: type = ro, run = VLIR7, load = CVT, align_load = $FE, optional = yes;
OVERLAY8: type = ro, run = VLIR8, load = CVT, align_load = $FE, optional = yes;
OVERLAY9: type = ro, run = VLIR9, load = CVT, align_load = $FE, optional = yes;
OVERLAY10: type = ro, run = VLIR10, load = CVT, align_load = $FE, optional = yes;
OVERLAY11: type = ro, run = VLIR11, load = CVT, align_load = $FE, optional = yes;
OVERLAY12: type = ro, run = VLIR12, load = CVT, align_load = $FE, optional = yes;
OVERLAY13: type = ro, run = VLIR13, load = CVT, align_load = $FE, optional = yes;
OVERLAY14: type = ro, run = VLIR14, load = CVT, align_load = $FE, optional = yes;
OVERLAY15: type = ro, run = VLIR15, load = CVT, align_load = $FE, optional = yes;
OVERLAY16: type = ro, run = VLIR16, load = CVT, align_load = $FE, optional = yes;
OVERLAY17: type = ro, run = VLIR17, load = CVT, align_load = $FE, optional = yes;
OVERLAY18: type = ro, run = VLIR18, load = CVT, align_load = $FE, optional = yes;
OVERLAY19: type = ro, run = VLIR19, load = CVT, align_load = $FE, optional = yes;
}
FEATURES {
CONDES: type = constructor,
label = __CONSTRUCTOR_TABLE__,
count = __CONSTRUCTOR_COUNT__,
segment = ONCE;
CONDES: type = destructor,
label = __DESTRUCTOR_TABLE__,
count = __DESTRUCTOR_COUNT__,
segment = RODATA;
CONDES: type = interruptor,
label = __INTERRUPTOR_TABLE__,
count = __INTERRUPTOR_COUNT__,
segment = RODATA,
import = __CALLIRQ__;
}
Binary file added reference/bsw/Configure V2.0.cvt
Binary file not shown.