Stars
A simple C++11 Thread Pool implementation
log4cplus is a simple to use C++ logging API providing thread-safe, flexible, and arbitrarily granular control over log management and configuration. It is modelled after the Java log4j API.
The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom board.
tonzhon.whamon.com: 免费听歌; 没有直播, 社交, 广告, 干扰; 简洁纯粹, 资源丰富, 体验独特!
An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。
This is the repository for a verilog implementation of a lzrw1 compression core
A shadowsocks client for Android
Sublime Text 2/3 Auto backups plugin
one for all free music in china (origin edition)
one for all free music in china (Windows, Mac, Linux desktop)
Open source FPGA-based NIC and platform for in-network compute
ucsdsysnet / corundum
Forked from corundum/corundumOpen source FPGA-based NIC and platform for in-network compute
A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
Verilog I2C interface for FPGA implementation
翻墙、免费翻墙、免费科学上网、免费节点、免费梯子、免费ss/v2ray/trojan节点、蓝灯、谷歌商店、翻墙梯子