Skip to content

Commit

Permalink
Documentation/i2c: Checkpatch cleanup
Browse files Browse the repository at this point in the history 
Remove all trailing whitespace in Documentation/i2c.

Signed-off-by: Andrea Gelmini <[email protected]>
Signed-off-by: Jean Delvare <[email protected]>
  • Loading branch information
@Gelma
Gelma authored and Jean Delvare committed Jun 3, 2010
1 parent aef4b9a commit 89140f4
Show file tree
Hide file tree
Showing 7 changed files with 54 additions and 54 deletions.
4 changes: 2 additions & 2 deletions Documentation/i2c/busses/i2c-ali1535
View file
Original file line number Diff line number Diff line change
Expand Up @@ -6,12 +6,12 @@ Supported adapters:
http://www.ali.com.tw/eng/support/datasheet_request.php

Authors:
Frodo Looijaard <[email protected]>,
Frodo Looijaard <[email protected]>,
Philip Edelbrock <[email protected]>,
Mark D. Studebaker <[email protected]>,
Dan Eaton <[email protected]>,
Stephen Rousset<[email protected]>

Description
-----------

Expand Down
2 changes: 1 addition & 1 deletion Documentation/i2c/busses/i2c-ali1563
View file
Original file line number Diff line number Diff line change
Expand Up @@ -18,7 +18,7 @@ For an overview of these chips see http://www.acerlabs.com
The M1563 southbridge is deceptively similar to the M1533, with a few
notable exceptions. One of those happens to be the fact they upgraded the
i2c core to be SMBus 2.0 compliant, and happens to be almost identical to
the i2c controller found in the Intel 801 south bridges.
the i2c controller found in the Intel 801 south bridges.

Features
--------
Expand Down
16 changes: 8 additions & 8 deletions Documentation/i2c/busses/i2c-ali15x3
View file
Original file line number Diff line number Diff line change
Expand Up @@ -6,8 +6,8 @@ Supported adapters:
http://www.ali.com.tw/eng/support/datasheet_request.php

Authors:
Frodo Looijaard <[email protected]>,
Philip Edelbrock <[email protected]>,
Frodo Looijaard <[email protected]>,
Philip Edelbrock <[email protected]>,
Mark D. Studebaker <[email protected]>

Module Parameters
Expand Down Expand Up @@ -40,10 +40,10 @@ M1541 and M1543C South Bridges.
The M1543C is a South bridge for desktop systems.
The M1541 is a South bridge for portable systems.
They are part of the following ALI chipsets:
* "Aladdin Pro 2" includes the M1621 Slot 1 North bridge with AGP and

* "Aladdin Pro 2" includes the M1621 Slot 1 North bridge with AGP and
100MHz CPU Front Side bus
* "Aladdin V" includes the M1541 Socket 7 North bridge with AGP and 100MHz
* "Aladdin V" includes the M1541 Socket 7 North bridge with AGP and 100MHz
CPU Front Side bus
Some Aladdin V motherboards:
Asus P5A
Expand Down Expand Up @@ -77,7 +77,7 @@ output of lspci will show something similar to the following:
** then run lspci.
** If you see the 1533 and 5229 devices but NOT the 7101 device,
** then you must enable ACPI, the PMU, SMB, or something similar
** in the BIOS.
** in the BIOS.
** The driver won't work if it can't find the M7101 device.

The SMB controller is part of the M7101 device, which is an ACPI-compliant
Expand All @@ -87,8 +87,8 @@ The whole M7101 device has to be enabled for the SMB to work. You can't
just enable the SMB alone. The SMB and the ACPI have separate I/O spaces.
We make sure that the SMB is enabled. We leave the ACPI alone.

Features
--------
Features
--------

This driver controls the SMB Host only. The SMB Slave
controller on the M15X3 is not enabled. This driver does not use
Expand Down
14 changes: 7 additions & 7 deletions Documentation/i2c/busses/i2c-pca-isa
View file
Original file line number Diff line number Diff line change
@@ -1,23 +1,23 @@
Kernel driver i2c-pca-isa

Supported adapters:
This driver supports ISA boards using the Philips PCA 9564
Parallel bus to I2C bus controller
This driver supports ISA boards using the Philips PCA 9564
Parallel bus to I2C bus controller

Author: Ian Campbell <[email protected]>, Arcom Control Systems
Author: Ian Campbell <[email protected]>, Arcom Control Systems

Module Parameters
-----------------

* base int
I/O base address
* irq int
IRQ interrupt
* clock int
IRQ interrupt
* clock int
Clock rate as described in table 1 of PCA9564 datasheet

Description
-----------

This driver supports ISA boards using the Philips PCA 9564
Parallel bus to I2C bus controller
This driver supports ISA boards using the Philips PCA 9564
Parallel bus to I2C bus controller
58 changes: 29 additions & 29 deletions Documentation/i2c/busses/i2c-sis5595
View file
Original file line number Diff line number Diff line change
@@ -1,41 +1,41 @@
Kernel driver i2c-sis5595

Authors:
Authors:
Frodo Looijaard <[email protected]>,
Mark D. Studebaker <[email protected]>,
Philip Edelbrock <[email protected]>
Philip Edelbrock <[email protected]>

Supported adapters:
* Silicon Integrated Systems Corp. SiS5595 Southbridge
Datasheet: Publicly available at the Silicon Integrated Systems Corp. site.

Note: all have mfr. ID 0x1039.

SUPPORTED PCI ID
5595 0008
Note: these chips contain a 0008 device which is incompatible with the
5595. We recognize these by the presence of the listed
"blacklist" PCI ID and refuse to load.
NOT SUPPORTED PCI ID BLACKLIST PCI ID
540 0008 0540
550 0008 0550
5513 0008 5511
5581 0008 5597
5582 0008 5597
5597 0008 5597
5598 0008 5597/5598
630 0008 0630
645 0008 0645
646 0008 0646
648 0008 0648
650 0008 0650
651 0008 0651
730 0008 0730
735 0008 0735
745 0008 0745
746 0008 0746
Note: all have mfr. ID 0x1039.

SUPPORTED PCI ID
5595 0008

Note: these chips contain a 0008 device which is incompatible with the
5595. We recognize these by the presence of the listed
"blacklist" PCI ID and refuse to load.

NOT SUPPORTED PCI ID BLACKLIST PCI ID
540 0008 0540
550 0008 0550
5513 0008 5511
5581 0008 5597
5582 0008 5597
5597 0008 5597
5598 0008 5597/5598
630 0008 0630
645 0008 0645
646 0008 0646
648 0008 0648
650 0008 0650
651 0008 0651
730 0008 0730
735 0008 0735
745 0008 0745
746 0008 0746

Module Parameters
-----------------
Expand Down
8 changes: 4 additions & 4 deletions Documentation/i2c/busses/i2c-sis630
View file
Original file line number Diff line number Diff line change
Expand Up @@ -14,9 +14,9 @@ Module Parameters
* force = [1|0] Forcibly enable the SIS630. DANGEROUS!
This can be interesting for chipsets not named
above to check if it works for you chipset, but DANGEROUS!
* high_clock = [1|0] Forcibly set Host Master Clock to 56KHz (default,
what your BIOS use). DANGEROUS! This should be a bit

* high_clock = [1|0] Forcibly set Host Master Clock to 56KHz (default,
what your BIOS use). DANGEROUS! This should be a bit
faster, but freeze some systems (i.e. my Laptop).


Expand Down Expand Up @@ -44,6 +44,6 @@ Philip Edelbrock <[email protected]>
- testing SiS730 support
Mark M. Hoffman <[email protected]>
- bug fixes

To anyone else which I forgot here ;), thanks!

6 changes: 3 additions & 3 deletions Documentation/i2c/ten-bit-addresses
View file
Original file line number Diff line number Diff line change
@@ -1,17 +1,17 @@
The I2C protocol knows about two kinds of device addresses: normal 7 bit
The I2C protocol knows about two kinds of device addresses: normal 7 bit
addresses, and an extended set of 10 bit addresses. The sets of addresses
do not intersect: the 7 bit address 0x10 is not the same as the 10 bit
address 0x10 (though a single device could respond to both of them). You
select a 10 bit address by adding an extra byte after the address
byte:
S Addr7 Rd/Wr ....
S Addr7 Rd/Wr ....
becomes
S 11110 Addr10 Rd/Wr
S is the start bit, Rd/Wr the read/write bit, and if you count the number
of bits, you will see the there are 8 after the S bit for 7 bit addresses,
and 16 after the S bit for 10 bit addresses.

WARNING! The current 10 bit address support is EXPERIMENTAL. There are
WARNING! The current 10 bit address support is EXPERIMENTAL. There are
several places in the code that will cause SEVERE PROBLEMS with 10 bit
addresses, even though there is some basic handling and hooks. Also,
almost no supported adapter handles the 10 bit addresses correctly.
Expand Down

0 comments on commit 89140f4

Please sign in to comment.