Skip to content
View msssz's full-sized avatar

Block or report msssz

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Computer Networks: A Systems Approach -- Textbook

Python 3,175 243 Updated Nov 11, 2024

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Verilog 2,218 295 Updated Feb 26, 2025

Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2

Verilog 2,671 1,025 Updated Mar 24, 2021

IC design and development should be faster,simpler and more reliable

Verilog 1,898 578 Updated Dec 31, 2021

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 3,312 786 Updated Jun 27, 2024

本文原文由知名 Hacker Eric S. Raymond 所撰寫,教你如何正確的提出技術問題並獲得你滿意的答案。

JavaScript 32,017 5,687 Updated Jan 1, 2025

Stop-To-Ask-Questions-The-Stupid-Ways

1,121 286 Updated Sep 18, 2023

PKU compiler course online documentation.

370 34 Updated Feb 7, 2025

Solutions to ASMBits ARMv7 problem set.

Assembly 13 Updated Dec 13, 2017

更新2008年版本的《上海交通大学生存手册》gitbook发布于https://survivesjtu.gitbook.io/survivesjtumanual/

4,373 509 Updated Jul 20, 2024

AMD University Program HLS tutorial

Jupyter Notebook 79 16 Updated Oct 28, 2024

AMD Xilinx University Program Vivado tutorial

Verilog 36 14 Updated Feb 13, 2023

计算机自学指南

HTML 60,737 7,107 Updated Feb 27, 2025