Skip to content

Commit

Permalink
AMDGPU/GlobalISel: Mark 32-bit G_SHL as legal
Browse files Browse the repository at this point in the history
Reviewers: arsenm

Reviewed By: arsenm

Subscribers: kzhuravl, wdng, nhaehnle, yaxunl, rovka, kristof.beyls, igorb, dstuttard, tpr, t-tye, llvm-commits

Differential Revision: https://reviews.llvm.org/D34589

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@306298 91177308-0d34-0410-b5e6-96231b3b80d8
  • Loading branch information
tstellar committed Jun 26, 2017
1 parent d71e04a commit 8d3ca7c
Show file tree
Hide file tree
Showing 2 changed files with 20 additions and 0 deletions.
2 changes: 2 additions & 0 deletions lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -69,6 +69,8 @@ AMDGPULegalizerInfo::AMDGPULegalizerInfo() {
setAction({G_SELECT, S32}, Legal);
setAction({G_SELECT, 1, S1}, Legal);

setAction({G_SHL, S32}, Legal);

setAction({G_STORE, S32}, Legal);
setAction({G_STORE, 1, P1}, Legal);

Expand Down
18 changes: 18 additions & 0 deletions test/CodeGen/AMDGPU/GlobalISel/legalize-shl.mir
Original file line number Diff line number Diff line change
@@ -0,0 +1,18 @@
# RUN: llc -mtriple=amdgcn-mesa-mesa3d -mcpu=fiji -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s

---
name: test_shl
registers:
- { id: 0, class: _ }
- { id: 1, class: _ }
- { id: 2, class: _ }
body: |
bb.0.entry:
liveins: %vgpr0, %vgpr1
; CHECK-LABEL: name: test_shl
; CHECK: %2(s32) = G_SHL %0, %1
%0(s32) = COPY %vgpr0
%1(s32) = COPY %vgpr1
%2(s32) = G_SHL %0, %1
...

0 comments on commit 8d3ca7c

Please sign in to comment.