forked from torvalds/linux
-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
dt-bindings: sifive-ccache: change Sifive L2 cache to Composable cache
Since composable cache may be L3 cache if private L2 cache exists, we should use its original name Composable cache to prevent confusion. Signed-off-by: Zong Li <[email protected]> Suggested-by: Conor Dooley <[email protected]> Suggested-by: Ben Dooks <[email protected]> Reviewed-by: Conor Dooley <[email protected]> Reviewed-by: Rob Herring <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Palmer Dabbelt <[email protected]>
- Loading branch information
1 parent
17e4732
commit 44dce4b
Showing
1 changed file
with
23 additions
and
5 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
|
@@ -2,18 +2,18 @@ | |
# Copyright (C) 2020 SiFive, Inc. | ||
%YAML 1.2 | ||
--- | ||
$id: http://devicetree.org/schemas/riscv/sifive-l2-cache.yaml# | ||
$id: http://devicetree.org/schemas/riscv/sifive,ccache0.yaml# | ||
$schema: http://devicetree.org/meta-schemas/core.yaml# | ||
|
||
title: SiFive L2 Cache Controller | ||
title: SiFive Composable Cache Controller | ||
|
||
maintainers: | ||
- Sagar Kadam <[email protected]> | ||
- Paul Walmsley <[email protected]> | ||
|
||
description: | ||
The SiFive Level 2 Cache Controller is used to provide access to fast copies | ||
of memory for masters in a Core Complex. The Level 2 Cache Controller also | ||
The SiFive Composable Cache Controller is used to provide access to fast copies | ||
of memory for masters in a Core Complex. The Composable Cache Controller also | ||
acts as directory-based coherency manager. | ||
All the properties in ePAPR/DeviceTree specification applies for this platform. | ||
|
||
|
@@ -22,6 +22,7 @@ select: | |
compatible: | ||
contains: | ||
enum: | ||
- sifive,ccache0 | ||
- sifive,fu540-c000-ccache | ||
- sifive,fu740-c000-ccache | ||
|
||
|
@@ -33,6 +34,7 @@ properties: | |
oneOf: | ||
- items: | ||
- enum: | ||
- sifive,ccache0 | ||
- sifive,fu540-c000-ccache | ||
- sifive,fu740-c000-ccache | ||
- const: cache | ||
|
@@ -45,7 +47,7 @@ properties: | |
const: 64 | ||
|
||
cache-level: | ||
const: 2 | ||
enum: [2, 3] | ||
|
||
cache-sets: | ||
enum: [1024, 2048] | ||
|
@@ -115,6 +117,22 @@ allOf: | |
cache-sets: | ||
const: 1024 | ||
|
||
- if: | ||
properties: | ||
compatible: | ||
contains: | ||
const: sifive,ccache0 | ||
|
||
then: | ||
properties: | ||
cache-level: | ||
enum: [2, 3] | ||
|
||
else: | ||
properties: | ||
cache-level: | ||
const: 2 | ||
|
||
additionalProperties: false | ||
|
||
required: | ||
|