Popular repositories Loading

1. Systolic-Array Systolic-Array Public

   course design

   Verilog 22 2

2. Systolic_Array_FIR Systolic_Array_FIR Public

   Implementation of a FIR filter based on Systolic Array using Verilog

   Verilog 4 2

3. fpu fpu Public

   Forked from dawsonjon/fpu

   synthesiseable ieee 754 floating point library in verilog

   Verilog 2

4. verilog-axis verilog-axis Public

   Forked from alexforencich/verilog-axis

   Verilog AXI stream components

   Python 2

5. convolution_network_on_FPGA convolution_network_on_FPGA Public

   Forked from hunterlew/convolution_network_on_FPGA

   CNN acceleration on virtex-7 FPGA with verilog HDL

   Verilog 2

6. AdderTreeGenerateScript AdderTreeGenerateScript Public

   A python script for generating Parameterizable AdderTree(unsigned) verilog module.

   Verilog 2