Skip to content
View quanzhange's full-sized avatar
  • Harbin Engineering University
  • Harbin Engineering University

Highlights

  • Pro

Block or report quanzhange

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

SPI Slave for FPGA in Verilog and VHDL

Verilog 188 68 Updated May 11, 2024

SPI Master for FPGA - VHDL and Verilog

VHDL 263 96 Updated Aug 22, 2023