Skip to content

Commit

Permalink
C6X: DSCR - Device State Configuration Registers
Browse files Browse the repository at this point in the history
All SoCs provide an area of device configuration registers called the DSCR. The
location of specific registers as well as their use varies considerably from
implementation to implementation. Rather than having to rely on additional
SoC-specific DSCR code for each new supported SoC, this code generalize things
as much as possible using device tree properties. Initialization must take
place early on (setup_arch time) in case the event timer device needs to be
enable via the DSCR.

Signed-off-by: Mark Salter <[email protected]>
Signed-off-by: Aurelien Jacquiot <[email protected]>
Acked-by: Arnd Bergmann <[email protected]>
  • Loading branch information
mosalter committed Oct 6, 2011
1 parent 6bbfd89 commit 9de98fb
Show file tree
Hide file tree
Showing 2 changed files with 632 additions and 0 deletions.
34 changes: 34 additions & 0 deletions arch/c6x/include/asm/dscr.h
Original file line number Diff line number Diff line change
@@ -0,0 +1,34 @@
/*
* Copyright (C) 2011 Texas Instruments Incorporated
* Author: Mark Salter <[email protected]>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*
*/
#ifndef _ASM_C6X_DSCR_H
#define _ASM_C6X_DSCR_H

enum dscr_devstate_t {
DSCR_DEVSTATE_ENABLED,
DSCR_DEVSTATE_DISABLED,
};

/*
* Set the device state of the device with the given ID.
*
* Individual drivers should use this to enable or disable the
* hardware device. The devid used to identify the device being
* controlled should be a property in the device's tree node.
*/
extern void dscr_set_devstate(int devid, enum dscr_devstate_t state);

/*
* Assert or de-assert an RMII reset.
*/
extern void dscr_rmii_reset(int id, int assert);

extern void dscr_probe(void);

#endif /* _ASM_C6X_DSCR_H */
Loading

0 comments on commit 9de98fb

Please sign in to comment.