Skip to content
This repository has been archived by the owner on Aug 17, 2022. It is now read-only.

Tags: riscvarchive/riscv-binutils-gdb

Tags

rvv-0.8

Support vector constraints for whole register load, store and move.

For vl<nf>r.v and vs<nf>r.v Instructions, `rd` plus the `nf` value cannot
exceed 31.  But we just support single vector register moved for loads and
stores, so don't need to do any contraints checking for them. As for
vmv<nf>r.v, we only support the standard aligned vector register groups
currently.

rvv-0.8.x.20191004

Verified

This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
Merge pull request #182 from Nelson1225/rvv-0.8.x-nelson

Update to 0.8-draft-20191004.