Skip to content
View seiren98's full-sized avatar

Block or report seiren98

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. seiren98 seiren98 Public

    Config files for my GitHub profile.

  2. cores cores Public

    Forked from ultraembedded/cores

    Various HDL (Verilog) IP Cores

    Verilog

  3. basic_verilog basic_verilog Public

    Forked from pConst/basic_verilog

    Must-have verilog systemverilog modules

    Verilog