Post .DCP generation hack to make it work with both Ultrascale and Ul…

…trascale+
slaclab · Oct 23, 2024 · d2c0e21 · d2c0e21
1 parent e2639c0
commit d2c0e21
Show file tree

Hide file tree

Showing 2 changed files with 22 additions and 2 deletions.
diff --git a/ethernet/GigEthCore/lvdsUltraScale/ip/GigEthLvdsUltraScaleCore.dcp b/ethernet/GigEthCore/lvdsUltraScale/ip/GigEthLvdsUltraScaleCore.dcp
diff --git a/ethernet/GigEthCore/lvdsUltraScale/ip/README.md b/ethernet/GigEthCore/lvdsUltraScale/ip/README.md
@@ -0,0 +1,20 @@
+# Post .DCP generation hack to make it work with both Ultrascale and Ultrascale+
+
+1) Open the .DCP with Vivado
+```bash
+vivado surf/ethernet/GigEthCore/lvdsUltraScale/ip/GigEthLvdsUltraScaleCore.dcp
+```
+
+2) Change VCO freqnecy from 625MHz to 1250MHz because Ultrascale+ VCO(min. freq) = 800MHz
+
+```tcl
+set_property CLKFBOUT_MULT_F 4.000 [get_cells U0/core_clocking_i/mmcme3_adv_inst]
+set_property CLKOUT0_DIVIDE_F 10.000 [get_cells U0/core_clocking_i/mmcme3_adv_inst]
+set_property CLKOUT1_DIVIDE 4 [get_cells U0/core_clocking_i/mmcme3_adv_inst]
+set_property CLKOUT2_DIVIDE 2 [get_cells U0/core_clocking_i/mmcme3_adv_inst]
+```
+
+3) Save the changes
+```tcl
+write_checkpoint surf/ethernet/GigEthCore/lvdsUltraScale/ip/GigEthLvdsUltraScaleCore.dcp -force
+```